 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 68HC708KL8 Data Sheet M68HC08 Microcontrollers Rev. 2.1 HC708KL8GRS/D July 28, 2005 freescale.com General Release Specification -- MC68HC708KL8 List of Sections Section 1. General Description . . . . . . . . . . . . . . . . . . . 21 Section 2. Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Section 3. Random-Access Memory (RAM) . . . . . . . . . . 43 Section 4. EPROM/OTPROM . . . . . . . . . . . . . . . . . . . . . 45 Section 5. Configuration Register (CONFIG) . . . . . . . . . 49 Section 6. Central Processor Unit (CPU) . . . . . . . . . . . . 53 Section 7. Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Section 8. System Integration Module (SIM) . . . . . . . . . 73 Section 9. Universal Serial Bus Module (USB) . . . . . . . . 99 Section 10. Monitor ROM (MON) . . . . . . . . . . . . . . . . . . 145 Section 11. Timer Interface Module (TIM) . . . . . . . . . . . 159 Section 12. Input/Output Ports (I/O) . . . . . . . . . . . . . . . 183 Section 13. Computer Operating Properly (COP) . . . . 203 Section 14. External Interrupt (IRQ) . . . . . . . . . . . . . . . 209 Section 15. Keyboard Interrupt Module (KBI). . . . . . . . 217 Section 16. Break Module (BREAK) . . . . . . . . . . . . . . . 225 Section 17. Electrical Specifications. . . . . . . . . . . . . . . 231 Section 18. Mechanical Specifications . . . . . . . . . . . . . 241 Section 19. Ordering Information . . . . . . . . . . . . . . . . . 245 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor List of Sections General Release Specification 3 NON-DISCLOSURE AGREEMENT REQUIRED List of Sections REQUIRED NON-DISCLOSURE General Release Specification 4 List of Sections AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Table of Contents Section 1. General Description 1.1 1.2 1.3 1.4 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 26 27 28 28 28 29 29 29 29 29 30 30 Section 2. Memory Map 2.1 2.2 2.3 2.4 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Input/Output (I/O) Section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents General Release Specification 5 NON-DISCLOSURE 1.5 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5.1 Power Supply Pins (VDDREG, VSSREG, VDD1, VSS1, VDD2, and VSS2) . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5.2 Voltage Regulator Out (REGOUT) . . . . . . . . . . . . . . . . . . 1.5.3 Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . 1.5.4 External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . 1.5.5 External Interrupt Pin (IRQ1/VPP) . . . . . . . . . . . . . . . . . . . 1.5.6 USB Data Pins (D+ and D-) . . . . . . . . . . . . . . . . . . . . . . . 1.5.7 Port A Input/Output (I/O) Pins (PTA7-PTA0) . . . . . . . . . . 1.5.8 Port B (I/O) Pins (PTB7-PTB0). . . . . . . . . . . . . . . . . . . . . 1.5.9 Port C I/O Pins (PTC7-PTC0). . . . . . . . . . . . . . . . . . . . . . 1.5.10 Port D I/O Pins (PTD7/KBD7-PTD0/KBD0) . . . . . . . . . . . 1.5.11 Port E I/O Pins (PTE6-PTE3 and PTE2/TCH1, PTE1/TCH0, PTE0/TCLK) . . . . . . . . . . . . . . . . . . . . . . AGREEMENT REQUIRED Table of Contents REQUIRED Section 3. Random-Access Memory (RAM) 3.1 3.2 3.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 Section 4. EPROM/OTPROM 4.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 EPROM/OTPROM Control Register. . . . . . . . . . . . . . . . . . . . 46 EPROM/OTPROM Programming Sequence . . . . . . . . . . . . . 47 4.2 4.3 4.4 4.5 AGREEMENT Section 5. Configuration Register (CONFIG) 5.1 5.2 5.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .49 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .49 NON-DISCLOSURE Section 6. Central Processor Unit (CPU) 6.1 6.2 6.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 6.4 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 6.4.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 6.4.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 6.4.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 6.4.4 Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 6.4.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 6.5 6.6 6.7 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 General Release Specification 6 Table of Contents MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents Section 7. Oscillator 7.1 7.2 7.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Oscillator External Connections . . . . . . . . . . . . . . . . . . . . . . . .70 7.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.6 Oscillator During Break Mode. . . . . . . . . . . . . . . . . . . . . . . . . . 72 Section 8. System Integration Module (SIM) 8.1 8.2 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 8.4 Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . . 78 8.4.1 External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 8.4.2 Active Resets from Internal Sources . . . . . . . . . . . . . . . . . . 80 8.4.2.1 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .81 8.4.2.2 Computer Operating Properly (COP) Reset. . . . . . . . . . . 82 8.4.2.3 Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 8.4.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .82 8.4.2.5 Universal Serial Bus Reset . . . . . . . . . . . . . . . . . . . . . . . 83 8.5 SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 8.5.1 SIM Counter During Power-On Reset . . . . . . . . . . . . . . . . . 83 8.5.2 SIM Counter During Stop Mode Recovery . . . . . . . . . . . . . 84 8.5.3 SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . . 84 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents General Release Specification 7 NON-DISCLOSURE 8.3 SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . . 77 8.3.1 Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 8.3.2 Clock Startup from POR . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 8.3.3 Clocks in Stop Mode and Wait Mode . . . . . . . . . . . . . . . . . 78 AGREEMENT 7.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 7.4.1 Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . . . 71 7.4.2 Crystal Amplifier Output Pin (OSC2) . . . . . . . . . . . . . . . . . . 71 7.4.3 Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . . . 71 7.4.4 External Clock Source (CGMXCLK) . . . . . . . . . . . . . . . . . . 71 7.4.5 Oscillator Out (CGMOUT) . . . . . . . . . . . . . . . . . . . . . . . . . . 72 REQUIRED Table of Contents REQUIRED 8.6 Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .84 8.6.1 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 8.6.1.1 Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 8.6.1.2 SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 8.6.2 Interrupt Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 88 8.6.2.1 Interrupt Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . 89 8.6.2.2 Interrupt Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . 89 8.6.3 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90 8.6.4 Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 8.6.5 Status Flag Protection in Break Mode. . . . . . . . . . . . . . . . . 90 8.7 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 8.7.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 8.7.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 8.8 SIM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 8.8.1 Break Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 8.8.2 Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 8.8.3 Break Flag Control Register . . . . . . . . . . . . . . . . . . . . . . . .97 AGREEMENT Section 9. Universal Serial Bus Module (USB) 9.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 9.2 NON-DISCLOSURE 9.3 Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 9.3.1 USB Protocol. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 9.3.1.1 Sync Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 9.3.1.2 Packet Identifier Field . . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.3 Address Field (ADDR) . . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.4 Endpoint Field (ENDP). . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.5 Cyclic Redundancy Check (CRC) . . . . . . . . . . . . . . . . . 107 9.3.1.6 End-of-Packet (EOP) . . . . . . . . . . . . . . . . . . . . . . . . . . .109 9.3.2 Reset Signaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 9.3.3 Suspend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 9.3.4 Resume After Suspend . . . . . . . . . . . . . . . . . . . . . . . . . . .111 9.3.4.1 Host Initiated Resume . . . . . . . . . . . . . . . . . . . . . . . . . . 111 9.3.4.2 USB Reset Signalling. . . . . . . . . . . . . . . . . . . . . . . . . . .112 9.3.4.3 Remote Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 9.3.5 Low-Speed Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113 General Release Specification 8 Table of Contents MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents 9.4 Clock Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 9.7 USB Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139 9.7.1 USB End-of-Transaction Interrupt . . . . . . . . . . . . . . . . . . . 139 9.7.1.1 Receive Control Endpoint 0 . . . . . . . . . . . . . . . . . . . . . . 139 9.7.1.2 Transmit Control Endpoint 0 . . . . . . . . . . . . . . . . . . . . . 142 9.7.1.3 Transmit Endpoint 1 and Transmit Endpoint 2. . . . . . . . 143 9.7.2 Resume Interrupt. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 9.7.3 End-of-Packet Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . 144 Section 10. Monitor ROM (MON) 10.1 10.2 10.3 10.4 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .146 General Release Specification 9 NON-DISCLOSURE 9.6 I/O Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 9.6.1 USB Address Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 126 9.6.2 USB Interrupt Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 127 9.6.3 USB Interrupt Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 129 9.6.4 USB Control Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . .131 9.6.5 USB Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .132 9.6.6 USB Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .134 9.6.7 USB Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136 9.6.8 USB Endpoint 0 Data Registers . . . . . . . . . . . . . . . . . . . . 137 9.6.9 USB Endpoint 1/Endpoint 2 Data Registers . . . . . . . . . . . 138 AGREEMENT 9.5 Hardware Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 9.5.1 Voltage Regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 9.5.2 Regulator Bypass Option . . . . . . . . . . . . . . . . . . . . . . . . . 115 9.5.3 USB Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 9.5.3.1 Output Driver Characteristics . . . . . . . . . . . . . . . . . . . . . 116 9.5.3.2 Low Speed (1.5 Mbs) Driver Characteristics . . . . . . . . . 116 9.5.3.3 Receiver Data Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 9.5.3.4 Data Source Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 9.5.3.5 Data Signal Rise and Fall Time . . . . . . . . . . . . . . . . . . . 119 9.5.4 USB Control Logic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 9.5.4.1 Data Encoding/Decoding . . . . . . . . . . . . . . . . . . . . . . . . 121 9.5.4.2 Bit Stuffing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 REQUIRED Table of Contents REQUIRED 10.4.1 10.4.2 10.4.3 10.4.4 10.4.5 10.5 Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 Security. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157 Section 11. Timer Interface Module (TIM) AGREEMENT 11.1 11.2 11.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .159 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 NON-DISCLOSURE 11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .160 11.4.1 TIM Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . . 164 11.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .165 11.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . 166 11.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . . 167 11.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . . 168 11.4.4.3 PWM Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168 11.5 11.6 11.7 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170 TIM During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . 170 11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171 11.8.1 TIM Clock Pin (PTE0/TCLK) . . . . . . . . . . . . . . . . . . . . . . . 171 11.8.2 TIM Channel I/O Pins (PTE1/TCH0:PTE2/TCH1). . . . . . . 172 11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172 11.9.1 TIM Status and Control Register . . . . . . . . . . . . . . . . . . . .172 11.9.2 TIM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 175 11.9.3 TIM Counter Modulo Registers . . . . . . . . . . . . . . . . . . . . . 176 11.9.4 TIM Channel Status and Control Registers. . . . . . . . . . . . 177 11.9.5 TIM Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 181 General Release Specification 10 Table of Contents MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents Section 12. Input/Output Ports (I/O) 12.1 12.2 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .183 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183 12.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185 12.3.1 Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185 12.3.2 Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . . 186 12.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 12.4.1 Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 12.4.2 Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . . 189 12.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191 12.5.1 Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191 12.5.2 Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . . 192 12.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194 12.6.1 Port D Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194 12.6.2 Data Direction Register D . . . . . . . . . . . . . . . . . . . . . . . . . 195 12.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197 12.7.1 Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197 12.7.2 Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . . 199 12.8 Port Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201 12.8.1 Port Option Control Register . . . . . . . . . . . . . . . . . . . . . . . 201 Section 13. Computer Operating Properly (COP) 13.1 13.2 13.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .203 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 13.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.1 CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.2 STOP Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.3 COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.4 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.5 Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.6 Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 13.4.7 COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.8 COPRS (COP Rate Select). . . . . . . . . . . . . . . . . . . . . . . . 206 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents General Release Specification 11 NON-DISCLOSURE AGREEMENT REQUIRED Table of Contents REQUIRED 13.5 13.6 13.7 COP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207 13.8 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 13.8.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 13.8.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208 13.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . . 208 AGREEMENT Section 14. External Interrupt (IRQ) 14.1 14.2 14.3 14.4 14.5 14.6 14.7 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .209 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 IRQ1/VPP Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213 IRQ Module During Break Interrupts . . . . . . . . . . . . . . . . . . . 214 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . . 215 NON-DISCLOSURE Section 15. Keyboard Interrupt Module (KBI) 15.1 15.2 15.3 15.4 15.5 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219 Keyboard Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220 15.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.7 Keyboard Module During Break Interrupts . . . . . . . . . . . . . . . 222 15.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222 15.8.1 Keyboard Status and Control Register . . . . . . . . . . . . . . . 222 15.8.2 Keyboard Interrupt Enable Register . . . . . . . . . . . . . . . . . 224 General Release Specification 12 Table of Contents MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents Section 16. Break Module (BREAK) 16.1 16.2 16.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .225 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226 16.5 Break Module Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 229 16.5.1 Break Status and Control Register . . . . . . . . . . . . . . . . . . 229 16.5.2 Break Address Registers. . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 Section 17. Electrical Specifications 17.1 17.2 17.3 17.4 17.5 17.6 17.7 17.8 17.9 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .231 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . 232 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . . 233 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233 DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 234 Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235 Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235 USB DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . 236 17.10 USB Low-Speed Source Electrical Characteristics . . . . . . . . 237 17.11 USB Signaling Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238 17.12 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . . 239 17.13 Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Table of Contents General Release Specification 13 NON-DISCLOSURE AGREEMENT 16.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .226 16.4.1 Flag Protection During Break Interrupts . . . . . . . . . . . . . . 228 16.4.2 CPU During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . 228 16.4.3 TIM During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . .228 16.4.4 COP During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . 228 REQUIRED Table of Contents REQUIRED Section 18. Mechanical Specifications 18.1 18.2 18.3 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .241 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241 Quad Flat Pack (Case 848B-04). . . . . . . . . . . . . . . . . . . . . . . 242 Section 19. Ordering Information 19.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .243 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243 19.2 19.3 NON-DISCLOSURE General Release Specification 14 Table of Contents AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 List of Figures Figure 1-1 1-2 1-3 1-4 2-1 2-2 4-1 5-1 6-1 6-2 6-3 6-4 6-5 6-6 7-1 8-1 8-2 8-3 8-4 8-5 8-6 8-7 8-8 Title Page 25 26 27 28 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Control, Status, and Data Registers. . . . . . . . . . . . . . . . . . . 34 EPROM/OTPROM Control Register (EPMCR) . . . . . . . . . 46 Configuration Register (CONFIG) . . . . . . . . . . . . . . . . . . . . 50 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Accumulator (A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Index Register (H:X). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 Stack Pointer (SP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Program Counter (PC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 Condition Code Register (CCR) . . . . . . . . . . . . . . . . . . . . . . 59 Oscillator External Connections . . . . . . . . . . . . . . . . . . . . . . 70 SIM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 SIM Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 SIM Clock Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 External Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 Internal Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 Sources of Internal Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . 80 POR Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .81 Interrupt Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor List of Figures General Release Specification 15 NON-DISCLOSURE AGREEMENT MCU Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52-Pin QFP Assignments (Top View). . . . . . . . . . . . . . . . . Power Supply Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . Regulator Supply Capacitor Configuration . . . . . . . . . . . . . REQUIRED List of Figures REQUIRED Figure 8-9 8-10 8-11 8-12 8-13 8-14 8-15 8-16 8-17 8-18 8-19 8-20 8-21 9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9 9-10 9-11 9-12 9-13 9-14 9-15 9-16 9-17 9-18 9-19 9-20 9-21 General Release Specification 16 List of Figures Title Page AGREEMENT Interrupt Entry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 Interrupt Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 Interrupt Recognition Example . . . . . . . . . . . . . . . . . . . . . . . 87 Interrupt Status Register 1 (INT1) . . . . . . . . . . . . . . . . . . . . 89 Interrupt Status Register 2 (INT2) . . . . . . . . . . . . . . . . . . . . 89 Wait Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . .91 Wait Recovery from Interrupt or Break. . . . . . . . . . . . . . . . . 92 Wait Recovery from Internal Reset . . . . . . . . . . . . . . . . . . . 92 Stop Mode Entry Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . .93 Stop Mode Recovery from Interrupt or Break. . . . . . . . . . . . 93 Break Status Register (BSR) . . . . . . . . . . . . . . . . . . . . . . . .94 Reset Status Register (RSR) . . . . . . . . . . . . . . . . . . . . . . . . 96 Break Flag Control Register (BFCR) . . . . . . . . . . . . . . . . . . 97 USB Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 Supported Transaction Types Per Endpoint . . . . . . . . . . . 103 Supported USB Packet Types . . . . . . . . . . . . . . . . . . . . . . 104 Sync Pattern. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 SOP, Sync Signaling, and Voltage Levels . . . . . . . . . . . . . 105 CRC Block Diagram for Token Packets . . . . . . . . . . . . . . . 107 CRC Block Diagram for Data Packets . . . . . . . . . . . . . . . . 108 EOP Transaction Voltage Levels . . . . . . . . . . . . . . . . . . . .109 EOP Width Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 External Low-Speed Device Configuration. . . . . . . . . . . . . 113 Regulator Electrical Connections . . . . . . . . . . . . . . . . . . . .114 Regulator Bypass Option . . . . . . . . . . . . . . . . . . . . . . . . . . 115 Receiver Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 117 Differential Input Sensitivity Over Entire Common Mode Range . . . . . . . . . . . . . . . . 117 Data Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Data Signal Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . 119 NRZI Data Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Flow Diagram for NRZI. . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Bit Stuffing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .122 Flow Diagram for Bit Stuffing . . . . . . . . . . . . . . . . . . . . . . .123 USB Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . .124 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE List of Figures Figure 9-22 9-23 9-24 9-25 9-26 9-27 9-28 9-29 9-30 9-31 9-32 9-33 9-34 Title Page 11-1 11-2 11-3 11-4 11-5 11-6 11-7 11-8 11-9 TIM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161 TIM I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . . 162 PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . . 166 TIM Status and Control Register (TSC) . . . . . . . . . . . . . . . 172 TIM Counter Registers (TCNTH:TCNTL) . . . . . . . . . . . . . . 175 TIM Counter Modulo Registers (TMODH:TMODL) . . . . . . 176 TIM Channel Status and Control Registers (TSC0:TSC1) . . . . . . . . . . . . . . . . . . . . . . . . 177 CHxMAX Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180 TIM Channel Registers (TCH0H/L:TCH1H/L) . . . . . . . . . . 181 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor List of Figures General Release Specification 17 NON-DISCLOSURE 10-1 10-2 10-3 10-4 10-5 10-6 10-7 Monitor Mode Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 Monitor Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 Break Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 Read Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 Write Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 Stack Pointer at Monitor Mode Entry . . . . . . . . . . . . . . . . . 156 Monitor Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . 157 AGREEMENT USB Address Register (UADDR) . . . . . . . . . . . . . . . . . . . .126 USB Interrupt Register 0 (UIR0). . . . . . . . . . . . . . . . . . . . . 127 USB Interrupt Register 1(UIR1) . . . . . . . . . . . . . . . . . . . . . 129 USB Control Register 0 (UCR0). . . . . . . . . . . . . . . . . . . . . 131 USB Control Register 1 (UCR1). . . . . . . . . . . . . . . . . . . . . 132 USB Control Register 2 (UCR2). . . . . . . . . . . . . . . . . . . . . 134 USB Status Register (USR) . . . . . . . . . . . . . . . . . . . . . . . . 136 USB Endpoint 0 Data Register (UE0D0-UE0D7) . . . . . . . 137 USB Endpoint 1/Endpoint 2 Data Register (UE1D0-UE1D7). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138 OUT Token Data Flow for Receive Endpoint 0 . . . . . . . . . 140 SETUP Token Data Flow for Receive Endpoint 0 . . . . . . . 141 IN Token Data Flow for Transmit Endpoint 0 . . . . . . . . . . . 142 IN Token Data Flow for Transmit Endpoint 1/Endpoint 2 . . . . . . . . . . . . . . . . . . . . . . . . . . 143 REQUIRED List of Figures REQUIRED Figure 12-1 12-2 12-3 12-4 12-5 12-6 12-7 12-8 12-9 12-10 12-11 12-12 12-13 12-14 12-15 12-16 12-17 13-1 13-2 13-3 14-1 14-2 14-3 15-1 15-2 15-3 15-4 16-1 16-2 16-3 Title Page AGREEMENT I/O Port Register Summary . . . . . . . . . . . . . . . . . . . . . . . . 184 Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . . 185 Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . . 186 Port A I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186 Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . . 188 Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . . 189 Port B I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189 Port C Data Register (PTC) . . . . . . . . . . . . . . . . . . . . . . . . 191 Data Direction Register C (DDRC). . . . . . . . . . . . . . . . . . . 192 Port C I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192 Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . . 194 Data Direction Register D (DDRD). . . . . . . . . . . . . . . . . . . 195 Port D I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195 Port E Data Register (PTE) . . . . . . . . . . . . . . . . . . . . . . . . 197 Data Direction Register E (DDRE) . . . . . . . . . . . . . . . . . . . 199 Port E I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199 Port Option Control Register (POC) . . . . . . . . . . . . . . . . . . 201 COP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204 COP I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . 204 COP Control Register (COPCTL). . . . . . . . . . . . . . . . . . . .207 IRQ Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 212 IRQ I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . 212 IRQ Status and Control Register (ISCR) . . . . . . . . . . . . . . 215 Keyboard Module Block Diagram. . . . . . . . . . . . . . . . . . . .218 I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218 Keyboard Status and Control Register (KBSCR) . . . . . . . . 223 Keyboard Interrupt Enable Register (KBIER). . . . . . . . . . . 224 Break Module Block Diagram. . . . . . . . . . . . . . . . . . . . . . . 227 Break Status and Control Register (BRKSCR) . . . . . . . . . 229 Break Address Registers (BRKH and BRKL). . . . . . . . . . . 230 NON-DISCLOSURE General Release Specification 18 List of Figures MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 List of Tables Table 2-1 6-1 6-2 8-1 8-2 8-3 9-1 10-1 10-2 10-3 10-4 10-5 10-6 10-7 10-8 10-9 Title Page Vector Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 Signal Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 PIN Bit Set Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 Interrupt Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 Supported Packet Identifiers . . . . . . . . . . . . . . . . . . . . . . . . . 106 Monitor Mode Entry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 Mode Differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149 Monitor Baud Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . 151 READ (Read Memory) Command . . . . . . . . . . . . . . . . . . . . . 153 WRITE (Write Memory) Command. . . . . . . . . . . . . . . . . . . . . 153 IREAD (Indexed Read) Command . . . . . . . . . . . . . . . . . . . . . 154 IWRITE (Indexed Write) Command . . . . . . . . . . . . . . . . . . . . 154 READSP (Read Stack Pointer) Command . . . . . . . . . . . . . . . 155 RUN (Run User Program) Command . . . . . . . . . . . . . . . . . . . 155 11-1 Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174 11-2 Mode, Edge, and Level Selection . . . . . . . . . . . . . . . . . . . . . . 179 12-1 12-2 12-3 12-4 12-5 Port A Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187 Port B Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190 Port C Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193 Port D Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196 Port E Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 19-1 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor List of Tables General Release Specification 19 NON-DISCLOSURE AGREEMENT REQUIRED List of Tables REQUIRED NON-DISCLOSURE General Release Specification 20 List of Tables AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 1. General Description 1.1 Contents 1.2 1.3 1.4 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description General Release Specification 21 NON-DISCLOSURE 1.5 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 1.5.1 Power Supply Pins (VDDREG, VSSREG, VDD1, VSS1, VDD2, and VSS2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 1.5.2 Voltage Regulator Out (REGOUT) . . . . . . . . . . . . . . . . . . . 28 1.5.3 Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . . 28 1.5.4 External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . . 28 1.5.5 External Interrupt Pin (IRQ1/VPP) . . . . . . . . . . . . . . . . . . . . 29 1.5.6 USB Data Pins (D+ and D-) . . . . . . . . . . . . . . . . . . . . . . . .29 1.5.7 Port A Input/Output (I/O) Pins (PTA7-PTA0) . . . . . . . . . . . 29 1.5.8 Port B (I/O) Pins (PTB7-PTB0). . . . . . . . . . . . . . . . . . . . . . 29 1.5.9 Port C I/O Pins (PTC7-PTC0). . . . . . . . . . . . . . . . . . . . . . . 29 1.5.10 Port D I/O Pins (PTD7/KBD7-PTD0/KBD0) . . . . . . . . . . . . 30 1.5.11 Port E I/O Pins (PTE6-PTE3 and PTE2/TCH1, PTE1/TCH0, PTE0/TCLK) . . . . . . . . . . . . . . . . . . . . . . . 30 AGREEMENT REQUIRED General Description REQUIRED 1.2 Introduction The MC68HC708KL8 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types. AGREEMENT 1.3 Features Features of the MC68HC708KL8 include: * * * * High-performance M68HC08 architecture Fully upward-compatible object code with M6805, M146805, and M68HC05 Families 1.5-MHz internal bus operation Eight Kbytes of on-chip erasable programmable read-only memory (EPROM) or one-time programmable read-only memory (OTPROM) On-chip programming firmware for use with host personal computer EPROM/OTPROM data security1 368 bytes of on-chip random access memory (RAM) 8-bit keyboard interrupt port 39 general-purpose input/output (I/O), 24 with software configurable pullups 16-bit, 2-channel timer interface module (TIM) Eight light-emitting diode (LED) direct drive port pins Full compatibility with Universal Serial Bus (USB) Specification Rev. 1.0 NON-DISCLOSURE * * * * * * * * 1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users. General Release Specification 22 General Description MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description - Supports non-isochronous data - Bidirectional half-duplex link - 1.5 Mbps data rate (low speed) * * * On-chip USB transceiver On-chip 3.3-V regulator for USB transceiver USB data control logic - Packet decoding/generation - CRC generation and checking - Non-return-to-zero inverted (NRZI) encoding/decoding and bit-stuffing Two 8-Byte transmit buffers - One dedicated for endpoint 0 - One shared by endpoint 1 and endpoint 2 One 8-byte receive buffer - Dedicated for control endpoint 0 USB suspend/resume operation System protection features: - Optional computer operating properly (COP) reset - Illegal opcode detection with optional reset - Illegal address detection with optional reset 52-lead plastic quad flat pack (QFP) package Low-power design, fully static with stop and wait modes Master reset pin with internal pullup and power-on reset External asynchronous interrupt pin with internal pullup (IRQ1) * * * * * * * * MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description General Release Specification 23 NON-DISCLOSURE AGREEMENT REQUIRED General Description REQUIRED Features of the CPU08 include: * * * * * * Enhanced HC05 programming model Extensive loop control functions 16 addressing modes (eight more than the HC05) 16-bit index register and stack pointer Memory-to-memory data transfers Fast 8 x 8 multiply instruction Fast 16/8 divide instruction Binary-coded decimal (BCD) instructions Optimization for controller applications Third party C language support AGREEMENT * * * * 1.4 MCU Block Diagram Figure 1-1 shows the structure of the MC68HC708KL8. NON-DISCLOSURE General Release Specification 24 General Description MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE 25 General Description MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification M68HC08 CPU CPU REGISTERS ARITHMETIC/LOGIC UNIT (ALU) AGREEMENT INTERNAL BUS REQUIRED General Description DDRA DDRB USER EPROM -- 8,192 BYTES USER RAM -- 368 BYTES MONITOR ROM -- 240 BYTES USER EPROM VECTOR SPACE -- 16 BYTES COMPUTER OPERATING PROPERLY MODULE DDRC PTC PTC4-PTC0 PTC7-PTC5 TIMER INTERFACE MODULE DDRD OSC1 OSC2 OSCILLATOR PTE6 PTE5 PTE4 PTE3 PTE2/TCH1 PTE1/TCH0 PTE0/TCLK DDRE * RST * IRQ1/VPP VDD1 VSS1 VDD2 VSS2 IRQ MODULE USB MODULE USB ENDPOINT 0, 1, 2 (2-Tx/1-Rx BUFFER) LS USB TRANSCEIVER POWER PTE SYSTEM INTEGRATION MODULE PTD POWER-ON RESET MODULE PTB CONTROL AND STATUS REGISTERS -- 64 BYTES BREAK MODULE PTA PTA7-PTA0 PTB7-PTB0 PTD7/KBD7- PTD0/KBD0 D+ D- REGOUT 3.3 V VDDREG VSSREG USB REGULATOR Ports are software configurable with pullup device if input port. Software configurable LED direct drive 3 mA source /10 mA sink or standard drive * Pin contains integrated pullup device Figure 1-1. MCU Block Diagram General Description REQUIRED 1.5 Pin Assignments Figure 1-2 shows the 52-pin QFP assignments. PTE0/TCLK IRQ1/VPP OSC1 OSC2 PTA7 PTA6 PTA5 PTA4 PTA3 41 43 42 52 51 50 49 48 47 46 45 PTE1/TCH0 44 40 PTA2 VDD2 VSS2 RST 1 2 3 4 5 6 7 8 9 10 11 12 13 39 38 37 36 35 34 33 32 31 30 29 28 27 PTA1 PTA0 PTB7 PTB6 PTB5 PTB4 PTB3 PTB2 PTB1 PTB0 VDD1 VSS1 PTC7 AGREEMENT PTE2/TCH1 PTE3 PTE4 PTE5 PTE6 D+ DREGOUT VSSREG VDDREG NON-DISCLOSURE PTD0/KBD0 PTD1/KBD1 14 15 16 17 18 19 20 21 22 23 24 25 PTC5 PTD2/KBD2 PTD3/KBD3 PTD4/KBD4 PTD5/KBD5 PTD6/KBD6 PTD7/KBD7 PTC0 PTC1 PTC2 PTC3 PTC4 Figure 1-2. 52-Pin QFP Assignments (Top View) General Release Specification 26 General Description MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor PTC6 26 General Description 1.5.1 Power Supply Pins (VDDREG, VSSREG, VDD1, VSS1, VDD2, and VSS2) VDDREG and VSSREG are the power supply and ground pins used by the on-board regulator. In regulator bypass, these become the supply pins for the USB transceiver. VDD1, VSS1, VDD2, and VSS2 are the power supply and ground pins. The MCU operates from a single power supply. Fast signal transitions on MCU pins place high, short-duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU as Figure 1-3 shows. Place the bypass capacitors as close to the MCU power pins as possible. Use high-frequency-response ceramic capacitors for CBYPASS. CBULK are optional bulk current bypass capacitors for use in applications that require the port pins to source high current levels. MCU VDDREG, VDD1, VDD2 VSSREG,VSS1, VSS2 + CBulk VDD NOTE: Component values shown represent typical applications. Figure 1-3. Power Supply Bypassing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description General Release Specification 27 NON-DISCLOSURE CBypass 0.1 F AGREEMENT REQUIRED General Description REQUIRED 1.5.2 Voltage Regulator Out (REGOUT) REGOUT is the 3.3-V output of the on-chip voltage regulator. It is used to supply the voltage for the external pullup resistor required on the USB's D- line. REGOUT also is used internally for the USB data driver. The REGOUT pin requires an external bulk capacitor 1 F or larger and a 0.1-F ceramic bypass capacitor as Figure 1-4 shows. Place the bypass capacitors as close to the REGOUT pin as possible. (See Section 9. Universal Serial Bus Module (USB).) AGREEMENT MCU REGOUT VSSREG CRegbypass 0.1 F + CRegbulk > 1 F VREGOUT NON-DISCLOSURE Figure 1-4. Regulator Supply Capacitor Configuration 1.5.3 Oscillator Pins (OSC1 and OSC2) The OSC1 and OSC2 pins are the connections for the on-chip oscillator circuit. (See Section 7. Oscillator.) 1.5.4 External Reset Pin (RST) A logic 0 on the RST pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. The RST pin contains an internal pullup device. (See Section 8. System Integration Module (SIM).) General Release Specification 28 General Description MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description 1.5.5 External Interrupt Pin (IRQ1/VPP) IRQ1/VPP is an asynchronous external interrupt pin. IRQ1/VPP is also the EPROM/OTPROM programming power pin. The IRQ1/VPP pin contains an internal pullup device. (See Section 14. External Interrupt (IRQ).) 1.5.6 USB Data Pins (D+ and D-) D+ and D- are the differential data lines used by the USB module. (See Section 9. Universal Serial Bus Module (USB).) 1.5.7 Port A Input/Output (I/O) Pins (PTA7-PTA0) PTA7-PTA0 are general-purpose bidirectional I/O port pins. (See Section 12. Input/Output Ports (I/O).) Each pin contains a software configurable pull-up device when the pin is configured as an input. (See 12.8 Port Options.) 1.5.8 Port B (I/O) Pins (PTB7-PTB0) PTB7-PTB0 are general-purpose bidirectional I/O port pins. (See Section 12. Input/Output Ports (I/O).) Each pin contains a software configurable pull-up device when the pin is configured as an input. (See 12.8 Port Options.) 1.5.9 Port C I/O Pins (PTC7-PTC0) PTC7-PTC0 are general-purpose bidirectional I/O port pins. (See Section 12. Input/Output Ports (I/O).) Port C pins are software configurable to be LED direct drive ports. Each pin contains a software configurable pullup device when the pin is configured as an input. (See 12.8 Port Options.) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Description General Release Specification 29 NON-DISCLOSURE AGREEMENT REQUIRED General Description REQUIRED 1.5.10 Port D I/O Pins (PTD7/KBD7-PTD0/KBD0) PTD7/KBD7-PTD0/KBD0 are general-purpose bidirectional I/O port pins. (See Section 12. Input/Output Ports (I/O).) Any or all of the port D pins can be programmed to serve as external interrupt pins. (See Section 15. Keyboard Interrupt Module (KBI).) 1.5.11 Port E I/O Pins (PTE6-PTE3 and PTE2/TCH1, PTE1/TCH0, PTE0/TCLK) Port E is a 7-bit special function port that shares three of its pins with the timer interface module. ((See Section 12. Input/Output Ports (I/O).) and Section 11. Timer Interface Module (TIM).) NON-DISCLOSURE General Release Specification 30 General Description AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 2. Memory Map 2.1 Contents 2.2 2.3 2.4 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Input/Output (I/O) Section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 2.2 Introduction The CPU08 can address 64 Kbytes of memory space. The memory map, shown in Figure 2-1, includes: * * * * Eight Kbytes of EPROM or OTPROM 368 bytes of RAM 16 bytes of user-defined vectors 240 bytes of monitor ROM MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 31 NON-DISCLOSURE AGREEMENT REQUIRED Memory Map REQUIRED $0000 $003F $0040 $01AF $01B0 $DDFF $DE00 $FDFF $FE00 $FE01 $FE02 $FE03 $FE04 $FE05 $FE06 $FE07 $FE08 $FE0B $FE0C $FE0D $FE0E $FE0F $FE10 $FEFF $FF00 $FFEF $FFF0 $FFFF I/O REGISTERS (64 BYTES) RAM (368 BYTES) UNIMPLEMENTED (56,400 BYTES) EPROM (8,192 BYTES) BREAK STATUS REGISTER (BSR) RESET STATUS REGISTER (RSR) RESERVED BREAK FLAG CONTROL REGISTER (BFCR) INTERRUPT STATUS REGISTER 1 (INT1) INTERRUPT STATUS REGISTER 2 (INT2) RESERVED EPROM CONTROL REGISTER (EPMCR) RESERVED (4 BYTES) BREAK ADDRESS HIGH REGISTER (BRKH) BREAK ADDRESS LOW REGISTER (BRKL) BREAK STATUS AND CONTROL REGISTER (BSCR) RESERVED MONITOR ROM (240 BYTES) NON-DISCLOSURE AGREEMENT UNIMPLEMENTED (240 BYTES) VECTORS (16 BYTES) Figure 2-1. Memory Map General Release Specification 32 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map 2.3 Input/Output (I/O) Section Addresses $0000-$003F, shown in Figure 2-2, contain most of the control, status, and data registers. Additional I/O registers have these addresses: * * * * * * * * * $FE00 (break status register, BSR) $FE01 (reset status register, RSR) $FE03 (break flag control register, BFCR) $FE05 (interrupt status register 2, INT2) $FE07 (EPROM control register, EPMCR) $FE0C and $FE0D (break address registers, BRKH and BRKL) $FE0E (break status and control register, BSCR) $FFFF (COP control register, COPCTL) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 33 NON-DISCLOSURE AGREEMENT $FE04 (interrupt status register 1, INT1) REQUIRED Memory Map REQUIRED Addr. $0000 Name Read: Port A Data Register Write: (PTA) Reset: Read: Port B Data Register Write: (PTB) Reset: Read: Port C Data Register Write: (PTC) Reset: Read: Port D Data Register Write: (PTD) Reset: Bit 7 PTA7 6 PTA6 5 PTA5 4 PTA4 3 PTA3 2 PTA2 1 PTA1 Bit 0 PTA0 Unaffected by Reset PTB7 PTB6 PTB5 PTB4 PTB3 PTB2 PTB1 PTB0 $0001 Unaffected by Reset PTC7 PTC6 PTC5 PTC4 PTC3 PTC2 PTC1 PTC0 AGREEMENT $0002 Unaffected by Reset PTD7 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 $0003 Unaffected by Reset DDRA6 0 DDRB6 0 DDRA5 0 DDRB5 0 DDRC5 0 DDRD5 0 PTE5 DDRA4 0 DDRB4 0 DDRC4 0 DDRD4 0 PTE4 DDRA3 0 DDRB3 0 DDRC3 0 DDRD3 0 PTE3 DDRA2 0 DDRB2 0 DDRC2 0 DDRD2 0 PTE2 DDRA1 DDRA0 0 0 $0004 Read: DDRA7 Data Direction Register A Write: (DDRA) Reset: 0 Read: DDRB7 Data Direction Register B Write: (DDRB) Reset: 0 $0005 DDRB1 DDRB0 0 0 NON-DISCLOSURE $0006 Read: DDRC7 DDRC6 Data Direction Register C Write: (DDRC) Reset: 0 0 Read: DDRD7 DDRD6 Data Direction Register D Write: (DDRD) Reset: 0 0 Read: Port E Data Register Write: (PTE) Reset: Unimplemented Read: Write: 0 PTE6 DDRC1 DDRC0 0 0 $0007 DDRD1 DDRD0 0 PTE1 0 PTE0 $0008 Unaffected by Reset $0009 = Unimplemented R = Reserved X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 8) General Release Specification 34 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map Addr. $000A Name Unimplemented Read: Write: Read: Write: Bit 7 6 5 4 3 2 1 Bit 0 $000B Unimplemented $000C Read: Data Direction Register E Write: (DDRE) Reset: Read: Keyboard Status and Control Write: Register (KBSCR) Reset: 0 0 0 0 DDRE6 0 0 0 KBIE6 0 0 0 TOIE 0 DDRE5 0 0 0 KBIE5 0 LDD 1 TSTOP 1 DDRE4 0 0 0 KBIE4 0 0 0 0 TRST 0 DDRE3 0 KEYF 0 KBIE3 0 0 0 0 0 DDRE2 0 0 ACKK 0 KBIE2 0 PCP 0 PS2 0 DDRE1 DDRE0 0 0 $000D IMASKK MODEK 0 KBIE1 0 PBP 0 PS1 0 0 KBIE0 0 PAP 0 PS0 0 Read: KBIE7 Keyboard Interrupt Enable Register $000E Write: (KBIER) Reset: 0 Read: Port Option Control Register Write: (POC) Reset: Read: TIM Status and Control Register Write: (TSC) Reset: Unimplemented Read: Write: 0 0 TOF 0 0 $000F $0010 $0011 $0012 Read: Bit 15 TIM Counter Register High Write: (TCNTH) Reset: 0 Read: TIM Counter Register Low Write: (TCNTL) Reset: Bit 7 0 Bit 15 1 14 0 6 0 14 1 13 0 5 0 13 1 12 0 4 0 12 1 R 11 0 3 0 11 1 = Reserved 10 0 2 0 10 1 9 0 1 0 9 1 Bit 8 0 Bit 0 0 Bit 8 1 $0013 Read: TIM Counter Modulo Register High $0014 Write: (TMODH) Reset: = Unimplemented X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 8) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 35 NON-DISCLOSURE AGREEMENT REQUIRED Memory Map REQUIRED Addr. $0015 Name Read: TIM Counter Modulo Register Low Write: (TMODL) Reset: Bit 7 Bit 7 1 6 6 1 CH0IE 0 14 5 5 1 MS0B 0 13 4 4 1 MS0A 0 12 3 3 1 ELS0B 0 11 2 2 1 ELS0A 0 10 1 1 1 TOV0 0 9 Bit 0 Bit 0 1 CH0MAX 0 Bit 8 $0016 Read: CH0F TIM Channel 0 Status and Control Write: 0 Register (TSC0) Reset: 0 Read: TIM Channel 0 Register High Write: (TCH0H) Reset: Read: TIM Channel 0 Register Low Write: (TCH0L) Reset: Bit 15 AGREEMENT $0017 Indeterminate after Reset Bit 7 6 5 4 3 2 1 Bit 0 $0018 Indeterminate after Reset CH1IE 0 14 0 0 13 MS1A 0 12 ELS1B 0 11 ELS1A 0 10 TOV1 0 9 CH1MAX 0 Bit 8 $0019 Read: CH1F TIM Channel 1 Status and Control Write: 0 Register (TSC1) Reset: 0 Read: TIM Channel 1 Register High Write: (TCH1H) Reset: Read: TIM Channel 1 Register Low Write: (TCH1L) Reset: Unimplemented Read: Write: Read: Write: 0 0 Bit 15 $001A Indeterminate after Reset Bit 7 6 5 4 3 2 1 Bit 0 NON-DISCLOSURE $001B Indeterminate after Reset $001C $001D Unimplemented $001E Read: IRQ Status and Control Register Write: (ISCR) Reset: 0 0 0 0 0 0 R IRQF1 0 = Reserved 0 ACK1 0 IMASK1 MODE1 0 0 = Unimplemented X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 8) General Release Specification 36 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map Addr. $001F Name Configuration Register Read: (CONFIG) Write: Reset: Bit 7 R 0 6 REGBP 0 5 R 0 4 0 0 3 SSREC 0 2 COPRS 0 1 STOP 0 Bit 0 COPD 0 NOTE: One-time writable register $0020 Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 0 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D0) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 1 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D1) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 2 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D2) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 3 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D3) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 4 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D4) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 5 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D5) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 6 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D6) Reset: Indeterminate after Reset Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 7 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D7) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 0 Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D0) Reset: Indeterminate after Reset = Unimplemented R = Reserved X= Indeterminate $0022 $0023 $0024 $0025 $0026 $0027 $0028 Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 8) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 37 NON-DISCLOSURE AGREEMENT $0021 REQUIRED Memory Map REQUIRED Addr. $0029 Name Bit 7 6 5 4 3 2 1 Bit 0 Read: USB Endpoint 1/2 Data Register 1 Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D1) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 2 $002A Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D2) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 3 $002B Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D3) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 4 $002C Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D4) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 5 $002D Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D5) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 6 $002E Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D6) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 7 $002F Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D7) Reset: Indeterminate after Reset $0030 Unimplemented Read: Write: Read: Write: Read: Write: TX1ST 0 0 -- R ENABLE2 ENABLE1 STALL2 STALL1 0 = Reserved 0 0 0 NON-DISCLOSURE AGREEMENT Unimplemented $0036 Unimplemented $0037 Read: 0 0 USB Control Register 2 Write: RSTFR TX1STR (UCR2) Reset: -- -- = Unimplemented X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 8) General Release Specification 38 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map Addr. $0038 Name Bit 7 6 5 UADD5 0 RSTF 0 RESUMF 0 TX0E 0 TX1E 0 4 UADD4 0 3 UADD3 0 2 UADD2 0 RXD0IE 0 EOPIE 0 1 Bit 0 Read: USBEN UADD6 USB Address Register Write: (UADDR) Reset: 0 0 Read: TXD0F USB Interrupt Register 0 Write: (UIR0) Reset: 0 Read: TXD1F USB Interrupt Register 1 Write: (UIR1) Reset: 0 RXD0F 0 EOPF 0 UADD1 UADD0 0 0 0 0 -- 0 0 0 0 -- $0039 SUSPND TXD0IE 0 0 RESUMFR 0 RX0E 0 0 TXD1IE 0 TXD0FR RXD0FR $003B Read: T0SEQ STALL0 USB Control Register 0 Write: (UCR0) Reset: 0 0 Read: T1SEQ ENDADD USB Control Register 1 Write: (UCR1) Reset: 0 0 Read: RSEQ USB Status Register Write: (USR) Reset: X Unimplemented Read: Write: Read: Write: R R SETUP X TP0SIZ3 TP0SIZ2 TP0SIZ1 TP0SIZ0 0 0 0 0 $003C FRESUM TP1SIZ3 TP1SIZ2 TP1SIZ1 TP1SIZ0 0 0 RPSIZ3 0 RPSIZ2 X 0 0 RPSIZ1 RPSIZ0 X X $003D -- -- X $003E $003F Unimplemented $FE00 Break Status Register Read: (BSR) Write: Reset: R R R R SBSW Note 0 R NOTE: Writing a logic 0 clears SBSW. $FE01 Read: Reset Status Register Write: (RSR) POR: Reserved Read: Write: POR 1 R PIN 0 R COP 0 R ILOP 0 R R ILAD 0 R = Reserved USB 0 R 0 0 R 0 0 R $FE02 = Unimplemented X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 6 of 8) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 39 NON-DISCLOSURE AGREEMENT $003A TXD1FR EOPFR REQUIRED Memory Map REQUIRED Addr. $FE03 Name Bit 7 6 R 5 R 4 R 3 R 2 R 1 R Bit 0 R Read: BCFE Break Flag Control Register Write: (BFCR) POR: 0 Read: Interrupt Status Register 1 Write: (INT1) Reset: Read: Interrupt Status Register 2 Write: (INT2) Reset: Reserved Read: Write: IF6 R 0 IF14 R 0 R 0 0 IF5 R 0 IF13 R 0 R 0 0 IF4 R 0 IF12 R 0 R 0 0 IF3 R 0 IF11 R 0 R 0 0 IF2 R 0 IF10 R 0 R 0 0 IF1 R 0 IF9 R 0 R 0 R 0 IF8 R 0 R 0 0 0 R 0 IF7 R 0 R $FE04 AGREEMENT $FE05 $FE06 $FE07 Read: EPROM Control Register Write: (EPMCR) Reset: Unimplemented Read: Write: Read: Write: Read: Write: Read: Write: ELAT 0 EPGM 0 $FE08 $FE09 Unimplemented NON-DISCLOSURE $FE0A Unimplemented $FE0B Unimplemented $FE0C Read: Break Address Register High Write: (BRKH) Reset: Read: Break Address Register Low Write: (BRKL) Reset: Bit 15 0 Bit 7 0 14 0 6 0 13 0 5 0 12 0 4 0 R 11 0 3 0 = Reserved 10 0 2 0 9 0 1 0 Bit 8 0 Bit 0 0 $FE0D = Unimplemented X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 7 of 8) General Release Specification 40 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map Addr. Name Bit 7 6 BRKA 0 5 0 0 4 0 0 3 0 0 2 0 0 1 0 0 Bit 0 0 0 Read: BRKE Break Status and Control Register $FE0E Write: (BRKSCR) Reset: 0 $FFFF Read: COP Control Register Write: (COPCTL) Reset: Low Byte of Reset Vector Writing Clears COP Counter (Any Value) Unaffected by Reset = Unimplemented R = Reserved X= Indeterminate Figure 2-2. Control, Status, and Data Registers (Sheet 8 of 8) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Memory Map General Release Specification 41 NON-DISCLOSURE AGREEMENT REQUIRED Memory Map REQUIRED Table 2-1 is a list of vector locations. Table 2-1. Vector Addresses Address Low $FFF0 $FFF1 $FFF2 $FFF3 $FFF4 $FFF5 $FFF6 Priority $FFF7 $FFF8 $FFF9 $FFFA $FFFB $FFFC $FFFD High $FFFE $FFFF Vector Keyboard Vector (High) Keyboard Vector (Low) TIM Overflow Vector (High) TIM Overflow Vector (Low) TIM Channel 1 Vector (High) TIM Channel 1 Vector (Low) TIM Channel 0 Vector (High) TIM Channel 0 Vector (Low) USB Vector (High) USB Vector (Low) IRQ1 Vector (High) IRQ1 Vector (Low) SWI Vector (High) SWI Vector (Low) Reset Vector (High) Reset Vector (Low) NON-DISCLOSURE AGREEMENT 2.4 Monitor ROM The 240 bytes at addresses $FE10-$FEFF are reserved ROM addresses that contain the instructions for the monitor functions. (See Section 10. Monitor ROM (MON).) General Release Specification 42 Memory Map MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 3. Random-Access Memory (RAM) 3.1 Contents 3.2 3.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 3.2 Introduction This section describes the 368 bytes of RAM. 3.3 Functional Description Addresses $0040-$01AF are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64-Kbyte memory space. NOTE: For correct operation, the stack pointer must point only to RAM locations. Within page zero are 192 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at $00FF, direct addressing mode instructions can access efficiently all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. NOTE: For M6805 Family compatibility, the H register is not stacked. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Random-Access Memory (RAM) General Release Specification 43 NON-DISCLOSURE AGREEMENT REQUIRED Random-Access Memory (RAM) REQUIRED During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements during pushes and increments during pulls. NOTE: Be careful when using nested subroutines. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation. NON-DISCLOSURE General Release Specification 44 Random-Access Memory (RAM) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 4. EPROM/OTPROM 4.1 Contents 4.2 4.3 4.4 4.5 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45 EPROM/OTPROM Control Register. . . . . . . . . . . . . . . . . . . . .46 EPROM/OTPROM Programming Sequence . . . . . . . . . . . . . . 47 4.2 Introduction This section describes the non-volatile memory (EPROM/OTPROM). 4.3 Functional Description An MC68HC708KL8 MCU with a quartz window has 8 Kbytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure by using ultraviolet light. In an MC68HC708KL8 MCU without the quartz window, the EPROM cannot be erased and serves as 8 Kbytes of one-time programmable ROM (OTPROM). An unprogrammed or erased location reads as $00. These addresses are user EPROM/OTPROM locations: * * $DE00-$FDFF $FFF0-$FFFF (These locations are reserved for user-defined interrupt and reset vectors.) Programming tools are available from Freescale. Contact your local Freescale representative for more information. NOTE: MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor A security feature prevents viewing of the EPROM/OTPROM contents.1 General Release Specification EPROM/OTPROM 45 NON-DISCLOSURE AGREEMENT REQUIRED EPROM/OTPROM REQUIRED 4.4 EPROM/OTPROM Control Register The EPROM control register controls EPROM/OTPROM programming. Address: $FE07 Bit 7 Read: Write: Reset: 0 0 0 0 0 0 6 0 5 0 4 0 3 0 2 ELAT 0 1 0 Bit 0 EPGM 0 AGREEMENT 0 = Unimplemented Figure 4-1. EPROM/OTPROM Control Register (EPMCR) ELAT -- EPROM/OTPROM Latch Control Bit This read/write bit latches the address and data buses for programming the EPROM/OTPROM. Clearing ELAT also clears the EPGM bit. EPROM/OTPROM data cannot be read when ELAT is set. 1 = Buses configured for EPROM/OTPROM programming 0 = Buses configured for normal operation EPGM -- EPROM/OTPROM Program Control Bit This read/write bit applies the programming voltage from the IRQ1/VPP pin to the EPROM/OTPROM. To write to the EPGM bit, the ELAT bit must be set already. Reset clears the EPGM bit. 1 = EPROM/OTPROM programming power switched on 0 = EPROM/OTPROM programming power switched off NON-DISCLOSURE 1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users. General Release Specification 46 EPROM/OTPROM MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor EPROM/OTPROM 4.5 EPROM/OTPROM Programming Sequence The unprogrammed state is a 0. Programming changes the state to a 1. Use the following procedure to program a byte of EPROM/OTPROM: 1. Apply VPP to the IRQ1/VPP pin. 2. Set the ELAT bit. NOTE: 3. Write to any user EPROM/OTPROM address. NOTE: Writing to an invalid address prevents the programming voltage from being applied. 4. Set the EPGM bit. 5. Wait for a time, tEPGM. 6. Clear the ELAT and EPGM bits. Setting the ELAT bit configures the address and data buses to latch data for programming the array. Only data written to a valid EPROM address will be latched. Attempts to read any other valid EPROM address after step 2 will read the latched data written in step 3. Further writes to valid EPROM addresses after the first write (step 3) are ignored. The EPGM bit cannot be set if ELAT bit is cleared. This is to ensure proper programming sequence. If EPGM is set and a valid EPROM write occurred, VPP will be applied to the user EPROM array. When the EPGM bit is cleared, the program voltage is removed from the array. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor EPROM/OTPROM General Release Specification 47 NON-DISCLOSURE AGREEMENT Writing logic 1s to both the ELAT and EPGM bits with a single instruction sets only the ELAT bit. EPGM must be set by a separate instruction in the programming sequence. REQUIRED EPROM/OTPROM REQUIRED NON-DISCLOSURE General Release Specification 48 EPROM/OTPROM AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 5. Configuration Register (CONFIG) 5.1 Contents 5.2 5.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .49 5.2 Introduction This section describes the configuration register (CONFIG). The configuration register controls the following options: * * * * * USB regulator bypass Stop mode recovery time (32 or 4096 CGMXCLK cycles) COP timeout period (218 - 24 or 213 - 24 CGMXCLK cycles) STOP instruction Operation of the computer operating properly module (COP) 5.3 Functional Description The configuration register is used in the initialization of various options. The configuration register can be written once after each reset. All of the configuration register bits are cleared during reset. Since the various options affect the operation of the MCU, it is recommended that this register be written immediately after reset. The configuration register is located at $001F. For compatibility, a write to a ROM version of the MCU at this location will have no effect. The configuration register may be read at any time. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Configuration Register (CONFIG) General Release Specification 49 NON-DISCLOSURE AGREEMENT REQUIRED Configuration Register (CONFIG) REQUIRED NOTE: The CONFIG module is known as an MOR (mask option register) on a ROM device. For references in the documentation which refer to the MOR (mask option register), the CONFIG would be applicable for the EPROM/OTPROM version of the device. Address: $001F Bit 7 Read: R 6 REGBP 0 5 R 4 0 3 SSREC 0 2 COPRS 0 1 STOP 0 Bit 0 COPD 0 AGREEMENT Write: Reset: 0 0 0 = Unimplemented R = Reserved Figure 5-1. Configuration Register (CONFIG) REGBP -- Regulator Bypass Bit The REGBP causes the on-chip regulator to pass VDDREG to the REGOUT pin. 1 = VDDREG voltage applied to the REGOUT pin. 0 = Regulator output drives 3.3 volts on REGOUT pin. NON-DISCLOSURE NOTE: The bypass mode is reserved for transceiver testing and should not be used in normal operation. SSREC -- Short Stop Recovery Bit SSREC enables the CPU to exit stop mode with a delay of 32 CGMXCLK cycles instead of a 4096-CGMXCLK cycle delay. 1 = Stop mode recovery after 32 CGMXCLK cycles 0 = Stop mode recovery after 4096 CGMXCLK cycles NOTE: Exiting stop mode by pulling reset will result in the long stop recovery. If using an external crystal oscillator, do not set the SSREC bit. General Release Specification 50 Configuration Register (CONFIG) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Configuration Register (CONFIG) COPRS -- COP Rate Select Bit COPD selects the COP timeout period. Reset clears COPRS. (See Section 13. Computer Operating Properly (COP).) 1 = COP timeout period = 213 - 24 CGMXCLK cycles 0 = COP timeout period = 218 - 24 CGMXCLK cycles STOP -- STOP Instruction Enable Bit STOP enables the STOP instruction. 1 = STOP instruction enabled 0 = STOP instruction treated as illegal opcode COPD -- COP Disable Bit COPD disables the COP module. (See Section 13. Computer Operating Properly (COP).) 1 = COP module disabled 0 = COP module enabled MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Configuration Register (CONFIG) General Release Specification 51 NON-DISCLOSURE AGREEMENT REQUIRED Configuration Register (CONFIG) REQUIRED NON-DISCLOSURE General Release Specification 52 Configuration Register (CONFIG) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 6. Central Processor Unit (CPU) 6.1 Contents 6.2 6.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 6.4 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 6.4.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 6.4.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 6.4.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 6.4.4 Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 6.4.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 6.5 6.6 6.7 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 6.2 Introduction This section describes the central processor unit. The M68HC08 CPU is an enhanced and fully object-code-compatible version of the M68HC05 CPU. The CPU08 Reference Manual (Freescale document number CPU08RM/AD) contains a description of the CPU instruction set, addressing modes, and architecture. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 53 NON-DISCLOSURE AGREEMENT REQUIRED Central Processor Unit (CPU) REQUIRED 6.3 Features Features of the CPU include: * * * * * * * * * * * Fully Upward, Object-Code Compatibility with M68HC05 Family 16-Bit Stack Pointer with Stack Manipulation Instructions 16-Bit Index Register with X-Register Manipulation Instructions 8-MHz CPU Internal Bus Frequency 64-Kbyte Program/Data Memory Space 16 Addressing Modes Memory-to-Memory Data Moves Without Using Accumulator Fast 8-Bit by 8-Bit Multiply and 16-Bit by 8-Bit Divide Instructions Enhanced Binary-Coded Decimal (BCD) Data Handling Modular Architecture with Expandable Internal Bus Definition for Extension of Addressing Range Beyond 64 Kbytes Low-Power Stop and Wait Modes NON-DISCLOSURE General Release Specification 54 Central Processor Unit (CPU) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) 6.4 CPU Registers Figure 6-1 shows the five CPU registers. CPU registers are not part of the memory map. 7 15 H 15 15 X 0 ACCUMULATOR (A) 0 INDEX REGISTER (H:X) 0 0 PROGRAM COUNTER (PC) STACK POINTER (SP) 7 0 V11HINZC CONDITION CODE REGISTER (CCR) CARRY/BORROW FLAG ZERO FLAG NEGATIVE FLAG INTERRUPT MASK HALF-CARRY FLAG TWO'S COMPLEMENT OVERFLOW FLAG Figure 6-1. CPU Registers 6.4.1 Accumulator The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic/logic operations. Bit 7 Read: Write: Reset: Unaffected by Reset 6 5 4 3 2 1 Bit 0 Figure 6-2. Accumulator (A) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 55 NON-DISCLOSURE AGREEMENT REQUIRED Central Processor Unit (CPU) REQUIRED 6.4.2 Index Register The 16-bit index register allows indexed addressing of a 64-Kbyte memory space. H is the upper byte of the index register, and X is the lower byte. H:X is the concatenated 16-bit index register. In the indexed addressing modes, the CPU uses the contents of the index register to determine the conditional address of the operand. Bit 15 Read: Write: Reset: 0 0 0 0 0 0 0 0 X X X X X X X X Bit 0 AGREEMENT 14 13 12 11 10 9 8 7 6 5 4 3 2 1 X = Indeterminate Figure 6-3. Index Register (H:X) The index register can serve also as a temporary data storage location. NON-DISCLOSURE General Release Specification 56 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) 6.4.3 Stack Pointer The stack pointer is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to $00FF. The reset stack pointer (RSP) instruction also sets the least significant byte (LSB) to $FF but does not affect the most significant byte (MSB). The stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack. In the stack pointer 8-bit offset and 16-bit offset addressing modes, the stack pointer can function as an index register to access data on the stack. The CPU uses the contents of the stack pointer to determine the conditional address of the operand. Bit 15 Read: Write: Reset: 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 Bit 0 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Figure 6-4. Stack Pointer (SP) NOTE: MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 57 NON-DISCLOSURE The location of the stack is arbitrary and may be relocated anywhere in RAM. Moving the SP out of page zero ($0000 to $00FF) frees direct address (page zero) space. For correct operation, the stack pointer must point only to RAM locations. AGREEMENT REQUIRED Central Processor Unit (CPU) REQUIRED 6.4.4 Program Counter The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location. During reset, the program counter is loaded with the reset vector address located at $FFFE and $FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state. Bit 15 Read: Write: Reset: Loaded with Vector from $FFFE and $FFFF Bit 0 AGREEMENT 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Figure 6-5. Program Counter (PC) NON-DISCLOSURE General Release Specification 58 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) 6.4.5 Condition Code Register The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and 5 are set permanently to logic 1. The following paragraphs describe the functions of the condition code register. Bit 7 Read: Write: Reset: X 1 1 X 1 X X X 6 5 4 3 2 1 Bit 0 V 1 1 H I N Z C X = Indeterminate Figure 6-6. Condition Code Register (CCR) V -- Overflow Flag The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag. 1 = Overflow 0 = No overflow H -- Half-Carry Flag The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an ADD or ADC operation. The halfcarry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C flags to determine the appropriate correction factor. 1 = Carry between bits 3 and 4 0 = No carry between bits 3 and 4 I -- Interrupt Mask When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched. 1 = Interrupts disabled 0 = Interrupts enabled MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 59 NON-DISCLOSURE AGREEMENT REQUIRED Central Processor Unit (CPU) REQUIRED NOTE: To maintain M6805 Family compatibility, the upper byte of the index register (H) is not stacked automatically. If the interrupt service routine modifies H, then the user must stack and unstack H using the PSHH and PULH instructions. After the I bit is cleared, the highest-priority interrupt request is serviced first. A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can only be cleared by the clear interrupt mask software instruction (CLI). N -- Negative flag The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result. 1 = Negative result 0 = Non-negative result Z -- Zero flag The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of $00. 1 = Zero result 0 = Non-zero result C -- Carry/Borrow Flag The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions -- such as bit test and branch, shift, and rotate -- also clear or set the carry/borrow flag. 1 = Carry out of bit 7 0 = No carry out of bit 7 NON-DISCLOSURE AGREEMENT General Release Specification 60 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) 6.5 Arithmetic/Logic Unit (ALU) The ALU performs the arithmetic and logic operations defined by the instruction set. Refer to the CPU08 Reference Manual (Freescale document number CPU08RM/AD) for a description of the instructions and addressing modes and more details about the CPU's architecture. Table 6-1 provides a summary of the M68HC08 instruction set. Table 6-1. Instruction Set Summary (Sheet 1 of 7) Address Mode Opcode Source Form ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X ADC opr,SP ADC opr,SP ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP AIS #opr AIX #opr AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X AND opr,SP AND opr,SP ASL opr ASLA ASLX ASL opr,X ASL ,X ASL opr,SP Operation Description VH I NZC Add with Carry A (A) + (M) + (C) IMM DIR EXT - IX2 IX1 IX SP1 SP2 IMM DIR EXT IX2 - IX1 IX SP1 SP2 A9 B9 C9 D9 E9 F9 9EE9 9ED9 AB BB CB DB EB FB 9EEB 9EDB A7 AF A4 B4 C4 D4 E4 F4 9EE4 9ED4 ii dd hh ll ee ff ff ff ee ff ii dd hh ll ee ff ff ff ee ff ii ii ii dd hh ll ee ff ff ff ee ff Cycles 2 3 4 4 3 2 4 5 2 3 4 4 3 2 4 5 2 2 2 3 4 4 3 2 4 5 4 1 1 4 3 5 Effect on CCR Add without Carry A (A) + (M) Add Immediate Value (Signed) to SP Add Immediate Value (Signed) to H:X SP (SP) + (16 M) H:X (H:X) + (16 M) - - - - - - IMM - - - - - - IMM IMM DIR EXT IX2 - IX1 IX SP1 SP2 Logical AND A (A) & (M) 0-- Arithmetic Shift Left (Same as LSL) C b7 b0 0 DIR INH INH - - IX1 IX SP1 38 dd 48 58 68 ff 78 9E68 ff MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 61 NON-DISCLOSURE AGREEMENT 6.6 Instruction Set Summary Operand REQUIRED Central Processor Unit (CPU) REQUIRED Table 6-1. Instruction Set Summary (Sheet 2 of 7) Address Mode Opcode Source Form ASR opr ASRA ASRX ASR opr,X ASR opr,X ASR opr,SP BCC rel Operation Description VH I NZC Arithmetic Shift Right b7 b0 C DIR INH - - INH IX1 IX SP1 37 dd 47 57 67 ff 77 9E67 ff 24 11 13 15 17 19 1B 1D 1F 25 27 90 92 28 29 22 24 2F 2E A5 B5 C5 D5 E5 F5 9EE5 9ED5 93 25 23 91 2C 2B 2D 26 2A 20 rr dd dd dd dd dd dd dd dd rr rr rr rr rr rr rr rr rr rr ii dd hh ll ee ff ff ff ee ff rr rr rr rr rr rr rr rr rr rr Branch if Carry Bit Clear PC (PC) + 2 + rel ? (C) = 0 - - - - - - REL DIR (b0) DIR (b1) DIR (b2) - - - - - - DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) - - - - - - REL - - - - - - REL - - - - - - REL AGREEMENT BCLR n, opr Clear Bit n in M Mn 0 BCS rel BEQ rel BGE opr BGT opr BHCC rel BHCS rel BHI rel BHS rel Branch if Carry Bit Set (Same as BLO) Branch if Equal Branch if Greater Than or Equal To (Signed Operands) Branch if Greater Than (Signed Operands) Branch if Half Carry Bit Clear Branch if Half Carry Bit Set Branch if Higher Branch if Higher or Same (Same as BCC) Branch if IRQ Pin High Branch if IRQ Pin Low PC (PC) + 2 + rel ? (C) = 1 PC (PC) + 2 + rel ? (Z) = 1 PC (PC) + 2 + rel ? (N V) = 0 PC (PC) + 2 + rel ? (Z) | (N V) = 0 - - - - - - REL PC (PC) + 2 + rel ? (H) = 0 PC (PC) + 2 + rel ? (H) = 1 PC (PC) + 2 + rel ? (C) | (Z) = 0 PC (PC) + 2 + rel ? (C) = 0 PC (PC) + 2 + rel ? IRQ = 1 PC (PC) + 2 + rel ? IRQ = 0 - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL IMM DIR EXT - IX2 IX1 IX SP1 SP2 3 3 3 3 3 2 3 4 4 3 2 4 5 3 3 3 3 3 3 3 3 3 3 NON-DISCLOSURE BIH rel BIL rel BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT ,X BIT opr,SP BIT opr,SP BLE opr BLO rel BLS rel BLT opr BMC rel BMI rel BMS rel BNE rel BPL rel BRA rel Bit Test (A) & (M) 0-- Branch if Less Than or Equal To (Signed Operands) Branch if Lower (Same as BCS) Branch if Lower or Same Branch if Less Than (Signed Operands) Branch if Interrupt Mask Clear Branch if Minus Branch if Interrupt Mask Set Branch if Not Equal Branch if Plus Branch Always PC (PC) + 2 + rel ? (Z) | (N V) = 1 - - - - - - REL PC (PC) + 2 + rel ? (C) = 1 PC (PC) + 2 + rel ? (C) | (Z) = 1 PC (PC) + 2 + rel ? (N V) =1 PC (PC) + 2 + rel ? (I) = 0 PC (PC) + 2 + rel ? (N) = 1 PC (PC) + 2 + rel ? (I) = 1 PC (PC) + 2 + rel ? (Z) = 0 PC (PC) + 2 + rel ? (N) = 0 PC (PC) + 2 + rel - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL - - - - - - REL General Release Specification 62 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Cycles 4 1 1 4 3 5 3 4 4 4 4 4 4 4 4 3 3 3 3 3 Effect on CCR Operand Central Processor Unit (CPU) Table 6-1. Instruction Set Summary (Sheet 3 of 7) Address Mode Opcode Source Form Operation Description Cycles 5 5 5 5 5 5 5 5 3 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 5 4 4 5 4 6 1 2 3 1 1 1 3 2 4 2 3 4 4 3 2 4 5 4 1 1 4 3 5 Effect on CCR VH I NZC BRCLR n,opr,rel Branch if Bit n in M Clear PC (PC) + 3 + rel ? (Mn) = 0 DIR (b0) DIR (b1) DIR (b2) DIR (b3) - - - - - DIR (b4) DIR (b5) DIR (b6) DIR (b7) - - - - - - REL DIR (b0) DIR (b1) DIR (b2) DIR (b3) ----- DIR (b4) DIR (b5) DIR (b6) DIR (b7) DIR (b0) DIR (b1) DIR (b2) DIR (b3) ------ DIR (b4) DIR (b5) DIR (b6) DIR (b7) - - - - - - REL DIR IMM IMM ------ IX1+ IX+ SP1 - - - - - 0 INH - - 0 - - - INH DIR INH INH 0 - - 0 1 - INH IX1 IX SP1 IMM DIR EXT IX2 -- IX1 IX SP1 SP2 DIR INH INH 1 IX1 IX SP1 01 03 05 07 09 0B 0D 0F 21 00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E AD 31 41 51 61 71 9E61 98 9A dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd dd dd dd dd dd dd dd rr dd rr ii rr ii rr ff rr rr ff rr BRN rel Branch Never PC (PC) + 2 BRSET n,opr,rel Branch if Bit n in M Set PC (PC) + 3 + rel ? (Mn) = 1 BSET n,opr Set Bit n in M Mn 1 BSR rel Branch to Subroutine PC (PC) + 2; push (PCL) SP (SP) - 1; push (PCH) SP (SP) - 1 PC (PC) + rel PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 3 + rel ? (X) - (M) = $00 PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 2 + rel ? (A) - (M) = $00 PC (PC) + 4 + rel ? (A) - (M) = $00 C0 I0 M $00 A $00 X $00 H $00 M $00 M $00 M $00 CLC CLI CLR opr CLRA CLRX CLRH CLR opr,X CLR ,X CLR opr,SP CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X CMP opr,SP CMP opr,SP COM opr COMA COMX COM opr,X COM ,X COM opr,SP Clear Carry Bit Clear Interrupt Mask Clear 3F dd 4F 5F 8C 6F ff 7F 9E6F ff A1 B1 C1 D1 E1 F1 9EE1 9ED1 ii dd hh ll ee ff ff ff ee ff Compare A with M (A) - (M) Complement (One's Complement) M (M) = $FF - (M) A (A) = $FF - (M) X (X) = $FF - (M) M (M) = $FF - (M) M (M) = $FF - (M) M (M) = $FF - (M) 0-- 33 dd 43 53 63 ff 73 9E63 ff MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 63 NON-DISCLOSURE CBEQ opr,rel CBEQA #opr,rel CBEQX #opr,rel Compare and Branch if Equal CBEQ opr,X+,rel CBEQ X+,rel CBEQ opr,SP,rel AGREEMENT REQUIRED Operand Central Processor Unit (CPU) REQUIRED Table 6-1. Instruction Set Summary (Sheet 4 of 7) Address Mode Opcode Source Form CPHX #opr CPHX opr CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP DAA Operation Description VH I NZC Compare H:X with M (H:X) - (M:M + 1) IMM - - DIR IMM DIR EXT IX2 - - IX1 IX SP1 SP2 65 75 A3 B3 C3 D3 E3 F3 9EE3 9ED3 72 3B 4B 5B 6B 7B 9E6B ii ii+1 dd ii dd hh ll ee ff ff ff ee ff Compare X with M (X) - (M) AGREEMENT Decimal Adjust A (A)10 U - - INH DBNZ opr,rel DBNZA rel DBNZX rel Decrement and Branch if Not Zero DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel DEC opr DECA DECX DEC opr,X DEC ,X DEC opr,SP DIV EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X EOR opr,SP EOR opr,SP INC opr INCA INCX INC opr,X INC ,X INC opr,SP JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X LDA opr,SP LDA opr,SP A (A) - 1 or M (M) - 1 or X (X) - 1 PC (PC) + 3 + rel ? (result) 0 DIR PC (PC) + 2 + rel ? (result) 0 INH PC (PC) + 2 + rel ? (result) 0 - - - - - - INH PC (PC) + 3 + rel ? (result) 0 IX1 PC (PC) + 2 + rel ? (result) 0 IX PC (PC) + 4 + rel ? (result) 0 SP1 M (M) - 1 A (A) - 1 X (X) - 1 M (M) - 1 M (M) - 1 M (M) - 1 A (H:A)/(X) H Remainder DIR INH - INH IX1 IX SP1 dd rr rr rr ff rr rr ff rr Decrement -- 3A dd 4A 5A 6A ff 7A 9E6A ff 52 A8 B8 C8 D8 E8 F8 9EE8 9ED8 ii dd hh ll ee ff ff ff ee ff Divide - - - - INH IMM DIR EXT IX2 - IX1 IX SP1 SP2 DIR INH INH - IX1 IX SP1 NON-DISCLOSURE Exclusive OR M with A A (A M) 0-- Increment M (M) + 1 A (A) + 1 X (X) + 1 M (M) + 1 M (M) + 1 M (M) + 1 -- 3C dd 4C 5C 6C ff 7C 9E6C ff BC CC DC EC FC BD CD DD ED FD A6 B6 C6 D6 E6 F6 9EE6 9ED6 dd hh ll ee ff ff dd hh ll ee ff ff ii dd hh ll ee ff ff ff ee ff Jump PC Jump Address DIR EXT - - - - - - IX2 IX1 IX DIR EXT - - - - - - IX2 IX1 IX IMM DIR EXT - IX2 IX1 IX SP1 SP2 Jump to Subroutine PC (PC) + n (n = 1, 2, or 3) Push (PCL); SP (SP) - 1 Push (PCH); SP (SP) - 1 PC Unconditional Address Load A from M A (M) 0-- General Release Specification 64 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Cycles 3 4 2 3 4 4 3 2 4 5 2 5 3 3 5 4 6 4 1 1 4 3 5 7 2 3 4 4 3 2 4 5 4 1 1 4 3 5 2 3 4 3 2 4 5 6 5 4 2 3 4 4 3 2 4 5 Effect on CCR Operand Central Processor Unit (CPU) Table 6-1. Instruction Set Summary (Sheet 5 of 7) Address Mode Opcode Source Form LDHX #opr LDHX opr LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X LDX opr,SP LDX opr,SP LSL opr LSLA LSLX LSL opr,X LSL ,X LSL opr,SP LSR opr LSRA LSRX LSR opr,X LSR ,X LSR opr,SP MOV opr,opr MOV opr,X+ MOV #opr,opr MOV X+,opr MUL NEG opr NEGA NEGX NEG opr,X NEG ,X NEG opr,SP NOP NSA ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X ORA opr,SP ORA opr,SP PSHA PSHH PSHX PULA PULH PULX ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP Operation Description H:X (M:M + 1) VH I NZC Load H:X from M 0-- IMM - DIR IMM DIR EXT IX2 - IX1 IX SP1 SP2 45 55 AE BE CE DE EE FE 9EEE 9EDE ii jj dd ii dd hh ll ee ff ff ff ee ff Load X from M X (M) 0-- Cycles 3 4 2 3 4 4 3 2 4 5 4 1 1 4 3 5 4 1 1 4 3 5 5 4 4 4 5 4 1 1 4 3 5 1 3 2 3 4 4 3 2 4 5 2 2 2 2 2 2 4 1 1 4 3 5 Effect on CCR Logical Shift Left (Same as ASL) C b7 b0 0 DIR INH INH -- IX1 IX SP1 DIR INH - - 0 INH IX1 IX SP1 DD - DIX+ IMD IX+D 38 dd 48 58 68 ff 78 9E68 ff 34 dd 44 54 64 ff 74 9E64 ff 4E 5E 6E 7E 42 30 dd 40 50 60 ff 70 9E60 ff 9D 62 AA BA CA DA EA FA 9EEA 9EDA 87 8B 89 86 8A 88 39 dd 49 59 69 ff 79 9E69 ff ii dd hh ll ee ff ff ff ee ff dd dd dd ii dd dd Logical Shift Right 0 b7 b0 C Move Unsigned multiply (M)Destination (M)Source H:X (H:X) + 1 (IX+D, DIX+) X:A (X) x (A) M -(M) = $00 - (M) A -(A) = $00 - (A) X -(X) = $00 - (X) M -(M) = $00 - (M) M -(M) = $00 - (M) None A (A[3:0]:A[7:4]) 0-- - 0 - - - 0 INH DIR INH INH - - IX1 IX SP1 Negate (Two's Complement) No Operation Nibble Swap A - - - - - - INH - - - - - - INH IMM DIR EXT IX2 - IX1 IX SP1 SP2 Inclusive OR A and M A (A) | (M) 0-- Push A onto Stack Push H onto Stack Push X onto Stack Pull A from Stack Pull H from Stack Pull X from Stack Push (A); SP (SP) - 1 Push (H); SP (SP) - 1 Push (X); SP (SP) - 1 SP (SP + 1); Pull (A) SP (SP + 1); Pull (H) SP (SP + 1); Pull (X) - - - - - - INH - - - - - - INH - - - - - - INH - - - - - - INH - - - - - - INH - - - - - - INH DIR INH INH - - IX1 IX SP1 Rotate Left through Carry C b7 b0 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 65 NON-DISCLOSURE AGREEMENT REQUIRED Operand Central Processor Unit (CPU) REQUIRED Table 6-1. Instruction Set Summary (Sheet 6 of 7) Address Mode Opcode Source Form ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP RSP Operation Description VH I NZC Rotate Right through Carry b7 b0 C DIR INH - - INH IX1 IX SP1 36 dd 46 56 66 ff 76 9E66 ff 9C Reset Stack Pointer SP $FF SP (SP) + 1; Pull (CCR) SP (SP) + 1; Pull (A) SP (SP) + 1; Pull (X) SP (SP) + 1; Pull (PCH) SP (SP) + 1; Pull (PCL) SP SP + 1; Pull (PCH) SP SP + 1; Pull (PCL) - - - - - - INH AGREEMENT RTI Return from Interrupt INH 80 RTS SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X SBC opr,SP SBC opr,SP SEC SEI STA opr STA opr STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP STHX opr STOP STX opr STX opr STX opr,X STX opr,X STX ,X STX opr,SP STX opr,SP SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP Return from Subroutine - - - - - - INH IMM DIR EXT IX2 -- IX1 IX SP1 SP2 81 A2 B2 C2 D2 E2 F2 9EE2 9ED2 99 9B B7 C7 D7 E7 F7 9EE7 9ED7 35 8E BF CF DF EF FF 9EEF 9EDF A0 B0 C0 D0 E0 F0 9EE0 9ED0 dd hh ll ee ff ff ff ee ff ii dd hh ll ee ff ff ff ee ff dd hh ll ee ff ff ff ee ff dd ii dd hh ll ee ff ff ff ee ff Subtract with Carry A (A) - (M) - (C) Set Carry Bit Set Interrupt Mask C1 I1 - - - - - 1 INH - - 1 - - - INH DIR EXT IX2 - IX1 IX SP1 SP2 - DIR Store A in M M (A) 0-- NON-DISCLOSURE Store H:X in M Enable IRQ Pin; Stop Oscillator (M:M + 1) (H:X) I 0; Stop Oscillator 0-- - - 0 - - - INH DIR EXT IX2 - IX1 IX SP1 SP2 Store X in M M (X) 0-- Subtract A (A) - (M) IMM DIR EXT IX2 -- IX1 IX SP1 SP2 SWI Software Interrupt PC (PC) + 1; Push (PCL) SP (SP) - 1; Push (PCH) SP (SP) - 1; Push (X) SP (SP) - 1; Push (A) SP (SP) - 1; Push (CCR) SP (SP) - 1; I 1 PCH Interrupt Vector High Byte PCL Interrupt Vector Low Byte CCR (A) - - 1 - - - INH 83 TAP Transfer A to CCR INH 84 General Release Specification 66 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Cycles 4 1 1 4 3 5 1 7 4 2 3 4 4 3 2 4 5 1 2 3 4 4 3 2 4 5 4 1 3 4 4 3 2 4 5 2 3 4 4 3 2 4 5 9 2 Effect on CCR Operand Central Processor Unit (CPU) Table 6-1. Instruction Set Summary (Sheet 7 of 7) Address Mode Opcode Source Form TAX TPA TST opr TSTA TSTX TST opr,X TST ,X TST opr,SP TSX TXA TXS A C CCR dd dd rr DD DIR DIX+ ee ff EXT ff H H hh ll I ii IMD IMM INH IX IX+ IX+D IX1 IX1+ IX2 M N Operation Transfer A to X Transfer CCR to A Description X (A) A (CCR) VH I NZC - - - - - - INH - - - - - - INH DIR INH - INH IX1 IX SP1 97 85 3D dd 4D 5D 6D ff 7D 9E6D ff 95 9F 94 Test for Negative or Zero (A) - $00 or (X) - $00 or (M) - $00 0-- Transfer X to A Transfer H:X to SP A (X) (SP) (H:X) - 1 n opr PC PCH PCL REL rel rr SP1 SP2 SP U V X Z & | - - - - - - INH - - - - - - INH 1 2 () -( ) # ? : -- 6.7 Opcode Map See Table 6-2. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Central Processor Unit (CPU) General Release Specification 67 NON-DISCLOSURE Accumulator Carry/borrow bit Condition code register Direct address of operand Direct address of operand and relative offset of branch instruction Direct to direct addressing mode Direct addressing mode Direct to indexed with post increment addressing mode High and low bytes of offset in indexed, 16-bit offset addressing Extended addressing mode Offset byte in indexed, 8-bit offset addressing Half-carry bit Index register high byte High and low bytes of operand address in extended addressing Interrupt mask Immediate operand byte Immediate source to direct destination addressing mode Immediate addressing mode Inherent addressing mode Indexed, no offset addressing mode Indexed, no offset, post increment addressing mode Indexed with post increment to direct addressing mode Indexed, 8-bit offset addressing mode Indexed, 8-bit offset, post increment addressing mode Indexed, 16-bit offset addressing mode Memory location Negative bit Any bit Operand (one or two bytes) Program counter Program counter high byte Program counter low byte Relative addressing mode Relative program counter offset byte Relative program counter offset byte Stack pointer, 8-bit offset addressing mode Stack pointer 16-bit offset addressing mode Stack pointer Undefined Overflow bit Index register low byte Zero bit Logical AND Logical OR Logical EXCLUSIVE OR Contents of Negation (two's complement) Immediate value Sign extend Loaded with If Concatenated with Set or cleared Not affected AGREEMENT Transfer SP to H:X H:X (SP) + 1 - - - - - - INH Cycles 1 1 3 1 1 3 2 4 2 Effect on CCR REQUIRED Operand NON-DISCLOSURE 68 Central Processor Unit (CPU) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification AGREEMENT Table 6-2. Opcode Map REQUIRED Central Processor Unit (CPU) Bit Manipulation DIR DIR MSB LSB Branch REL 2 3 BRA 2 REL 3 BRN 2 REL 3 BHI 2 REL 3 BLS 2 REL 3 BCC 2 REL 3 BCS 2 REL 3 BNE 2 REL 3 BEQ 2 REL 3 BHCC 2 REL 3 BHCS 2 REL 3 BPL 2 REL 3 BMI 2 REL 3 BMC 2 REL 3 BMS 2 REL 3 BIL 2 REL 3 BIH 2 REL DIR 3 INH 4 Read-Modify-Write INH IX1 5 1 NEGX 1 INH 4 CBEQX 3 IMM 7 DIV 1 INH 1 COMX 1 INH 1 LSRX 1 INH 4 LDHX 2 DIR 1 RORX 1 INH 1 ASRX 1 INH 1 LSLX 1 INH 1 ROLX 1 INH 1 DECX 1 INH 3 DBNZX 2 INH 1 INCX 1 INH 1 TSTX 1 INH 4 MOV 2 DIX+ 1 CLRX 1 INH 6 4 NEG 2 IX1 5 CBEQ 3 IX1+ 3 NSA 1 INH 4 COM 2 IX1 4 LSR 2 IX1 3 CPHX 3 IMM 4 ROR 2 IX1 4 ASR 2 IX1 4 LSL 2 IX1 4 ROL 2 IX1 4 DEC 2 IX1 5 DBNZ 3 IX1 4 INC 2 IX1 3 TST 2 IX1 4 MOV 3 IMD 3 CLR 2 IX1 SP1 9E6 IX 7 Control INH INH 8 9 IMM A 2 SUB 2 IMM 2 CMP 2 IMM 2 SBC 2 IMM 2 CPX 2 IMM 2 AND 2 IMM 2 BIT 2 IMM 2 LDA 2 IMM 2 AIS 2 IMM 2 EOR 2 IMM 2 ADC 2 IMM 2 ORA 2 IMM 2 ADD 2 IMM DIR B 3 SUB 2 DIR 3 CMP 2 DIR 3 SBC 2 DIR 3 CPX 2 DIR 3 AND 2 DIR 3 BIT 2 DIR 3 LDA 2 DIR 3 STA 2 DIR 3 EOR 2 DIR 3 ADC 2 DIR 3 ORA 2 DIR 3 ADD 2 DIR 2 JMP 2 DIR 4 JSR 2 DIR 3 LDX 2 DIR 3 STX 2 DIR MSB LSB EXT C 4 SUB 3 EXT 4 CMP 3 EXT 4 SBC 3 EXT 4 CPX 3 EXT 4 AND 3 EXT 4 BIT 3 EXT 4 LDA 3 EXT 4 STA 3 EXT 4 EOR 3 EXT 4 ADC 3 EXT 4 ORA 3 EXT 4 ADD 3 EXT 3 JMP 3 EXT 5 JSR 3 EXT 4 LDX 3 EXT 4 STX 3 EXT Register/Memory IX2 SP2 D 4 SUB 3 IX2 4 CMP 3 IX2 4 SBC 3 IX2 4 CPX 3 IX2 4 AND 3 IX2 4 BIT 3 IX2 4 LDA 3 IX2 4 STA 3 IX2 4 EOR 3 IX2 4 ADC 3 IX2 4 ORA 3 IX2 4 ADD 3 IX2 4 JMP 3 IX2 6 JSR 3 IX2 4 LDX 3 IX2 4 STX 3 IX2 9ED 5 SUB 4 SP2 5 CMP 4 SP2 5 SBC 4 SP2 5 CPX 4 SP2 5 AND 4 SP2 5 BIT 4 SP2 5 LDA 4 SP2 5 STA 4 SP2 5 EOR 4 SP2 5 ADC 4 SP2 5 ORA 4 SP2 5 ADD 4 SP2 IX1 E 3 SUB 2 IX1 3 CMP 2 IX1 3 SBC 2 IX1 3 CPX 2 IX1 3 AND 2 IX1 3 BIT 2 IX1 3 LDA 2 IX1 3 STA 2 IX1 3 EOR 2 IX1 3 ADC 2 IX1 3 ORA 2 IX1 3 ADD 2 IX1 3 JMP 2 IX1 5 JSR 2 IX1 3 LDX 2 IX1 3 STX 2 IX1 SP1 9EE 4 SUB 3 SP1 4 CMP 3 SP1 4 SBC 3 SP1 4 CPX 3 SP1 4 AND 3 SP1 4 BIT 3 SP1 4 LDA 3 SP1 4 STA 3 SP1 4 EOR 3 SP1 4 ADC 3 SP1 4 ORA 3 SP1 4 ADD 3 SP1 IX F 2 SUB 1 IX 2 CMP 1 IX 2 SBC 1 IX 2 CPX 1 IX 2 AND 1 IX 2 BIT 1 IX 2 LDA 1 IX 2 STA 1 IX 2 EOR 1 IX 2 ADC 1 IX 2 ORA 1 IX 2 ADD 1 IX 2 JMP 1 IX 4 JSR 1 IX 2 LDX 1 IX 2 STX 1 IX 0 5 BRSET0 3 DIR 5 BRCLR0 3 DIR 5 BRSET1 3 DIR 5 BRCLR1 3 DIR 5 BRSET2 3 DIR 5 BRCLR2 3 DIR 5 BRSET3 3 DIR 5 BRCLR3 3 DIR 5 BRSET4 3 DIR 5 BRCLR4 3 DIR 5 BRSET5 3 DIR 5 BRCLR5 3 DIR 5 BRSET6 3 DIR 5 BRCLR6 3 DIR 5 BRSET7 3 DIR 5 BRCLR7 3 DIR 1 4 BSET0 2 DIR 4 BCLR0 2 DIR 4 BSET1 2 DIR 4 BCLR1 2 DIR 4 BSET2 2 DIR 4 BCLR2 2 DIR 4 BSET3 2 DIR 4 BCLR3 2 DIR 4 BSET4 2 DIR 4 BCLR4 2 DIR 4 BSET5 2 DIR 4 BCLR5 2 DIR 4 BSET6 2 DIR 4 BCLR6 2 DIR 4 BSET7 2 DIR 4 BCLR7 2 DIR 0 1 2 3 4 5 6 7 8 9 A B C D E F 4 1 NEG NEGA 2 DIR 1 INH 5 4 CBEQ CBEQA 3 DIR 3 IMM 5 MUL 1 INH 4 1 COM COMA 2 DIR 1 INH 4 1 LSR LSRA 2 DIR 1 INH 4 3 STHX LDHX 2 DIR 3 IMM 4 1 ROR RORA 2 DIR 1 INH 4 1 ASR ASRA 2 DIR 1 INH 4 1 LSL LSLA 2 DIR 1 INH 4 1 ROL ROLA 2 DIR 1 INH 4 1 DEC DECA 2 DIR 1 INH 5 3 DBNZ DBNZA 3 DIR 2 INH 4 1 INC INCA 2 DIR 1 INH 3 1 TST TSTA 2 DIR 1 INH 5 MOV 3 DD 3 1 CLR CLRA 2 DIR 1 INH 5 3 NEG NEG 3 SP1 1 IX 6 4 CBEQ CBEQ 4 SP1 2 IX+ 2 DAA 1 INH 5 3 COM COM 3 SP1 1 IX 5 3 LSR LSR 3 SP1 1 IX 4 CPHX 2 DIR 5 3 ROR ROR 3 SP1 1 IX 5 3 ASR ASR 3 SP1 1 IX 5 3 LSL LSL 3 SP1 1 IX 5 3 ROL ROL 3 SP1 1 IX 5 3 DEC DEC 3 SP1 1 IX 6 4 DBNZ DBNZ 4 SP1 2 IX 5 3 INC INC 3 SP1 1 IX 4 2 TST TST 3 SP1 1 IX 4 MOV 2 IX+D 4 2 CLR CLR 3 SP1 1 IX 7 3 RTI BGE 1 INH 2 REL 4 3 RTS BLT 1 INH 2 REL 3 BGT 2 REL 9 3 SWI BLE 1 INH 2 REL 2 2 TAP TXS 1 INH 1 INH 1 2 TPA TSX 1 INH 1 INH 2 PULA 1 INH 2 1 PSHA TAX 1 INH 1 INH 2 1 PULX CLC 1 INH 1 INH 2 1 PSHX SEC 1 INH 1 INH 2 2 PULH CLI 1 INH 1 INH 2 2 PSHH SEI 1 INH 1 INH 1 1 CLRH RSP 1 INH 1 INH 1 NOP 1 INH 1 STOP * 1 INH 1 1 WAIT TXA 1 INH 1 INH 4 BSR 2 REL 2 LDX 2 IMM 2 AIX 2 IMM 4 5 LDX SP2 5 STX 4 SP2 3 4 LDX SP1 4 STX 3 SP1 Inherent REL Relative Immediate IX Indexed, No Offset Direct IX1 Indexed, 8-Bit Offset Extended IX2 Indexed, 16-Bit Offset Direct-Direct IMD Immediate-Direct Indexed-Direct DIX+ Direct-Indexed *Pre-byte for stack pointer indexed instructions INH IMM DIR EXT DD IX+D SP1 Stack Pointer, 8-Bit Offset SP2 Stack Pointer, 16-Bit Offset IX+ Indexed, No Offset with Post Increment IX1+ Indexed, 1-Byte Offset with Post Increment 0 High Byte of Opcode in Hexadecimal Low Byte of Opcode in Hexadecimal 0 5 Cycles BRSET0 Opcode Mnemonic 3 DIR Number of Bytes / Addressing Mode General Release Specification -- MC68HC708KL8 Section 7. Oscillator 7.1 Contents 7.2 7.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Oscillator External Connections . . . . . . . . . . . . . . . . . . . . . . . .70 7.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 7.4.1 Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . . . 71 7.4.2 Crystal Amplifier Output Pin (OSC2) . . . . . . . . . . . . . . . . . . 71 7.4.3 Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . . . 71 7.4.4 External Clock Source (CGMXCLK) . . . . . . . . . . . . . . . . . . 71 7.4.5 Oscillator Out (CGMOUT) . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.5 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.5.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.5.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.6 Oscillator During Break Mode. . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.2 Introduction The oscillator circuit is designed for use with crystals or ceramic resonators. The oscillator circuit generates the crystal clock signal, CGMXCLK, at the frequency of the crystal. This signal is divided by two before being passed on to the system integration module (SIM) for bus clock generation. Figure 7-1 shows the structure of the oscillator. The oscillator requires various external components. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Oscillator General Release Specification 69 NON-DISCLOSURE AGREEMENT REQUIRED Oscillator REQUIRED 7.3 Oscillator External Connections In its typical configuration, the oscillator requires five external components. The crystal oscillator is normally connected in a Pierce oscillator configuration, as shown in Figure 7-1. This figure shows only the logical representation of the internal components and may not represent actual circuitry. The oscillator configuration uses five components: * Crystal, X1 Fixed capacitor, C1 Tuning capacitor, C2 (can also be a fixed capacitor) Feedback resistor, RB Series resistor, RS (optional) TO SIM AND USB AGREEMENT * * * * FROM SIM TO SIM CGMXCLK SIMOSCEN /2 CGMOUT NON-DISCLOSURE MCU OSC1 OSC2 RB RS * X1 C1 C2 * RS can be 0 (shorted) when used with higher-frequency crystals. Refer to manufacturer's data. Figure 7-1. Oscillator External Connections General Release Specification 70 Oscillator MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Oscillator The series resistor (RS) is included in the diagram to follow strict Pierce oscillator guidelines and may not be required for all ranges of operation, especially with high-frequency crystals. Refer to the crystal manufacturer's data for more information. 7.4 I/O Signals The following paragraphs describe the oscillator input/output (I/O) signals. 7.4.1 Crystal Amplifier Input Pin (OSC1) The OSC1 pin is an input to the crystal oscillator amplifier. 7.4.2 Crystal Amplifier Output Pin (OSC2) The OSC2 pin is the output of the crystal oscillator inverting amplifier. 7.4.3 Oscillator Enable Signal (SIMOSCEN) The SIMOSCEN signal comes from the system integration module (SIM) and enables the oscillator. 7.4.4 External Clock Source (CGMXCLK) CGMXCLK is the crystal oscillator output signal. It runs at the full speed of the crystal (fXCLK) and comes directly from the crystal oscillator circuit. Figure 7-1 shows only the logical relation of CGMXCLK to OSC1 and OSC2 and may not represent the actual circuitry. The duty cycle of CGMXCLK is unknown and may depend on the crystal and other external factors. Also, the frequency and amplitude of CGMXCLK can be unstable at startup. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Oscillator General Release Specification 71 NON-DISCLOSURE AGREEMENT REQUIRED Oscillator REQUIRED 7.4.5 Oscillator Out (CGMOUT) The clock driven to the SIM is the crystal frequency divided by two. This signal is driven to the SIM for generation of the bus clocks used by the CPU and other modules on the MCU. CGMOUT will be divided again in the SIM and results in the internal bus frequency being one fourth of the CGMXCLK frequency. AGREEMENT 7.5 Low-Power Modes The WAIT and STOP instructions put the MCU in low-powerconsumption standby modes. 7.5.1 Wait Mode The WAIT instruction has no effect on the oscillator logic. CGMXCLK continues to drive to the SIM module. 7.5.2 Stop Mode The STOP instruction disables the CGMXCLK output. NON-DISCLOSURE 7.6 Oscillator During Break Mode The oscillator continues to drive CGMXCLK when the chip enters the break state. General Release Specification 72 Oscillator MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 8. System Integration Module (SIM) 8.1 Contents 8.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 8.3 SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . . 77 8.3.1 Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 8.3.2 Clock Startup from POR . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 8.3.3 Clocks in Stop Mode and Wait Mode . . . . . . . . . . . . . . . . . 78 8.4 Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . . 78 8.4.1 External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 8.4.2 Active Resets from Internal Sources . . . . . . . . . . . . . . . . . . 80 8.4.2.1 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .81 8.4.2.2 Computer Operating Properly (COP) Reset. . . . . . . . . . . 82 8.4.2.3 Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 8.4.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .82 8.4.2.5 Universal Serial Bus Reset . . . . . . . . . . . . . . . . . . . . . . . 83 8.5 SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 8.5.1 SIM Counter During Power-On Reset . . . . . . . . . . . . . . . . . 83 8.5.2 SIM Counter During Stop Mode Recovery . . . . . . . . . . . . . 84 8.5.3 SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . . 84 8.6 Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .84 8.6.1 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 8.6.1.1 Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 8.6.1.2 SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 8.6.2 Interrupt Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 88 8.6.2.1 Interrupt Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . 89 8.6.2.2 Interrupt Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . 89 8.6.3 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90 8.6.4 Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 8.6.5 Status Flag Protection in Break Mode. . . . . . . . . . . . . . . . . 90 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 73 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.7 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 8.7.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 8.7.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 8.8 SIM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 8.8.1 Break Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 8.8.2 Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 8.8.3 Break Flag Control Register . . . . . . . . . . . . . . . . . . . . . . . .97 AGREEMENT 8.2 Introduction This section describes the system integration module (SIM), which supports up to 16 external and/or internal interrupts. Together with the CPU, the SIM controls all MCU activities. The SIM is a system state controller that coordinates CPU and exception timing. A block diagram of the SIM is shown in Figure 8-1. Table 8-1 is a summary of the SIM I/O registers. The SIM is responsible for: * Bus clock generation and control for CPU and peripherals - Stop/wait/reset/break entry and recovery - Internal clock control Master reset control, including power-on reset (POR) and COP timeout Interrupt control: - Acknowledge timing - Arbitration control timing - Vector address generation CPU enable/disable timing Modular architecture expandable to 128 interrupt sources NON-DISCLOSURE * * * * General Release Specification 74 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) MODULE STOP MODULE WAIT STOP/WAIT CONTROL CPU STOP (FROM CPU) CPU WAIT (FROM CPU) SIMOSCEN (TO OSCILLATOR) SIM COUNTER COP CLOCK CGMXCLK (FROM OSCILLATOR) CGMOUT (FROM OSCILLATOR) /2 CLOCK CONTROL CLOCK GENERATORS INTERNAL CLOCKS RESET PIN LOGIC POR CONTROL RESET PIN CONTROL SIM RESET STATUS REGISTER MASTER RESET CONTROL ILLEGAL OPCODE (FROM CPU) ILLEGAL ADDRESS (FROM ADDRESS MAP DECODERS) COP TIMEOUT (FROM COP MODULE) USB RESET (FROM USB MODULE) RESET INTERRUPT CONTROL AND PRIORITY DECODE INTERRUPT SOURCES CPU INTERFACE Figure 8-1. SIM Block Diagram MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 75 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED Addr. Register Name Read: Break Status Register Write: (BSR) Reset: Read: Reset Status Register Write: (RSR) POR: Bit 7 6 5 4 3 2 1 SBSW Note 1 0 0 0 $FE00 R 0 POR R 0 PIN R 0 COP R 0 ILOP R 0 ILAD R 0 USB R 0 0 $FE01 AGREEMENT 1 0 0 0 0 0 0 0 $FE03 Read: BCFE Break Flag Control Register Write: (BFCR) Reset: 0 Read: IF6 R 0 IF14 R 0 R R R R R R R IF5 R 0 IF13 R 0 IF4 R 0 IF12 R 0 IF3 R 0 IF11 R 0 R IF2 R 0 IF10 R 0 = Reserved IF1 R 0 IF9 R 0 0 R 0 IF8 R 0 0 R 0 IF7 R 0 $FE04 Interrupt Status Register 1 Write: (INT1) Reset: Read: $FE05 NON-DISCLOSURE Interrupt Status Register 2 Write: (INT2) Reset: Note 1. Writing a logic 0 clears SBSW. = Unimplemented Figure 8-2. SIM Register Summary General Release Specification 76 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) Table 8-1 shows the internal signal names used in this section. Table 8-1. Signal Name Conventions Signal Name CGMXCLK CGMOUT IAB IDB PORRST IRST R/W Description Buffered OSC1 from the oscillator The CGMXCLK frequency divided by two. This signal is again divided by two in the SIM to generate the internal bus clocks. (Bus clock = CGMXCLK divided by four) Internal address bus Internal data bus Signal from the power-on reset module to the SIM Internal reset signal Read/write signal 8.3 SIM Bus Clock Control and Generation The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The system clocks are generated from an incoming clock, CGMOUT, as shown in Figure 8-3. FROM OSCILLATOR FROM OSCILLATOR CGMXCLK CGMOUT SIM COUNTER /2 BUS CLOCK GENERATORS SIM Figure 8-3. SIM Clock Signals MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 77 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.3.1 Bus Timing In user mode, the internal bus frequency is the oscillator frequency (CGMXCLK) divided by four. 8.3.2 Clock Startup from POR When the power-on reset (POR) module generates a reset, the clocks to the CPU and peripherals are inactive and held in an inactive phase until after the 4096 CGMXCLK cycle POR timeout has completed. The RST pin is driven low by the SIM during this entire period. The IBUS clocks start upon completion of the timeout. AGREEMENT 8.3.3 Clocks in Stop Mode and Wait Mode Upon exit from stop mode by an interrupt, break, or reset, the SIM allows CGMXCLK to clock the SIM counter. The CPU and peripheral clocks do not become active until after the stop delay timeout. This timeout is selectable as 4096 or 32 CGMXCLK cycles. (See 8.7.2 Stop Mode.) In wait mode, the CPU clocks are inactive. The SIM also produces two sets of clocks for other modules. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode. NON-DISCLOSURE 8.4 Reset and System Initialization The MCU has these reset sources: * * * * * * Power-on reset module (POR) External reset pin (RST) Computer operating properly module (COP) Illegal opcode Illegal address Universal serial bus module (USB) General Release Specification 78 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) All of these resets produce the vector $FFFE-FFFF ($FEFE-FEFF in monitor mode) and assert the internal reset signal (IRST). IRST causes all registers to be returned to their default values and all modules to be returned to their reset states. An internal reset clears the SIM counter (see 8.5 SIM Counter), but an external reset does not. Each of the resets sets a corresponding bit in the reset status register (RSR). (See 8.8 SIM Registers.) The RST pin circuits include an internal pullup device. Pulling the asynchronous RST pin low halts all processing. The PIN bit of the reset status register (RSR) is set as long as RST is held low for a minimum of 67 CGMXCLK cycles, assuming that the POR was not the source of the reset. See Table 8-2 for details. Figure 8-4 shows the relative timing. Table 8-2. PIN Bit Set Timing Reset Type POR All others Number of Cycles Required to Set PIN 4163 (4096 + 64 + 3) 67 (64 + 3) CGMOUT RST IAB PC VECT H VECT L Figure 8-4. External Reset Timing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 79 NON-DISCLOSURE AGREEMENT 8.4.1 External Pin Reset REQUIRED System Integration Module (SIM) REQUIRED 8.4.2 Active Resets from Internal Sources All internal reset sources actively pull the RST pin low for 32 CGMXCLK cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles. (See Figure 8-5.) An internal reset can be caused by an illegal address, illegal opcode, COP timeout, the USB module or POR. (See Figure 8-6.) Note that for POR resets, the SIM cycles through 4096 CGMXCLK cycles during which the SIM forces the RST pin low. The internal reset signal then follows the sequence from the falling edge of RST shown in Figure 8-5. AGREEMENT IRST RST CGMXCLK RST PULLED LOW BY MCU 32 CYCLES 32 CYCLES IAB VECTOR HIGH Figure 8-5. Internal Reset Timing NON-DISCLOSURE The COP reset is asynchronous to the bus clock. ILLEGAL ADDRESS RST ILLEGAL OPCODE RST COPRST POR USB INTERNAL RESET Figure 8-6. Sources of Internal Reset The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU. General Release Specification 80 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) 8.4.2.1 Power-On Reset When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate that power-on has occurred. The external reset pin (RST) is held low while the SIM counter counts out 4096 CGMXCLK cycles. Sixty-four CGMXCLK cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur. At power-on, the following events occur: * * * * * * A POR pulse is generated. The internal reset signal is asserted. The SIM enables the oscillator to drive CGMXCLK. Internal clocks to the CPU and modules are held inactive for 4096 CGMXCLK cycles to allow stabilization of the oscillator. The RST pin is driven low during the oscillator stabilization time. The POR bit of the reset status register (RSR) is set and all other bits in the register are cleared. OSC1 PORRST 4096 CYCLES CGMXCLK CGMOUT RST IAB $FFFE $FFFF 32 CYCLES 32 CYCLES Figure 8-7. POR Recovery MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 81 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.4.2.2 Computer Operating Properly (COP) Reset An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an internal reset and sets the COP bit in the reset status register (RSR). The SIM actively pulls down the RST pin for all internal reset sources. To prevent a COP module timeout, write any value to location $FFFF. Writing to location $FFFF clears the COP counter and stages 12 through 5 of the SIM counter. The SIM counter output, which occurs at least every 212 - 24 CGMXCLK cycles, drives the COP counter. The COP should be serviced as soon as possible out of reset to guarantee the maximum amount of time before the first timeout. The COP module is disabled if the RST pin or the IRQ1/VPP pin is held at VTST while the MCU is in monitor mode. The COP module can be disabled only through combinational logic conditioned with the high voltage signal on the RST or the IRQ1/VPP pin. This prevents the COP from becoming disabled as a result of external noise. During a break state, VTST on the RST pin disables the COP module. 8.4.2.3 Illegal Opcode Reset NON-DISCLOSURE AGREEMENT The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP bit in the reset status register (RSR) and causes a reset. If the stop enable bit, STOP, in the mask option register is logic 0, the SIM treats the STOP instruction as an illegal opcode and causes an illegal opcode reset. The SIM actively pulls down the RST pin for all internal reset sources. 8.4.2.4 Illegal Address Reset An access from an unmapped address generates an illegal address reset. The SIM verifies that the CPU is fetching an opcode prior to asserting the ILAD bit in the reset status register (RSR) and resetting the MCU. A data fetch from an unmapped address does not generate a reset. The SIM actively pulls down the RST pin for all internal reset sources. General Release Specification 82 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) 8.4.2.5 Universal Serial Bus Reset The USB module will detect a reset signaled on the bus by the presence of an extended SE0 at the USB data pins of a device. The reset signaling is specified to be present for a minimum of 10 ms. An active device (powered and not in the suspend state) seeing a single-ended 0 on its USB data inputs for more than 2.5 s may treat that signal as a reset, but must have interpreted the signaling as a reset within 5.5 s. For a low-speed device, an SE0 condition between 4 and 8 low-speed bit times represents a valid USB reset. After the reset is removed, the device will be in the attached, but not yet addressed or configured, state (refer to Section 9.1 USB Devices of the Universal Serial Bus Specification Rev. 1.0). The device must be able to accept the device address via a SET_ADDRESS command (refer to Section 9.4 of the Universal Serial Bus Specification Rev. 1.0) no later than 10 ms after the reset is removed. Reset can wake a device from the suspended mode. A device may take up to 10 ms to wake up from the suspended state. 8.5 SIM Counter The SIM counter is used by the power-on reset module (POR) and in stop mode recovery to allow the oscillator time to stabilize before enabling the internal bus (IBUS) clocks. The SIM counter also serves as a prescalar for the computer operating properly module (COP). The SIM counter uses 12 stages for counting, followed by a 13th stage that triggers a reset of SIM counters and supplies the clock for the COP module. The SIM counter is clocked by the falling edge of CGMXCLK. 8.5.1 SIM Counter During Power-On Reset The power-on reset module (POR) detects power applied to the MCU. At power-on, the POR circuit asserts the signal PORRST. Once the SIM is initialized, it enables the oscillator to drive the bus clock state machine. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 83 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.5.2 SIM Counter During Stop Mode Recovery The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt, break, or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the configuration register. If the SSREC bit is a logic 1, then the stop recovery is reduced from the normal delay of 4096 CGMXCLK cycles down to 32 CGMXCLK cycles. This is ideal for applications using canned oscillators that do not require long startup times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared in the configuration register (CONFIG). AGREEMENT 8.5.3 SIM Counter and Reset States External reset has no effect on the SIM counter. (See 8.7.2 Stop Mode for details.) The SIM counter is free-running after all reset states. (See 8.4.2 Active Resets from Internal Sources for counter control and internal reset recovery sequences.) 8.6 Exception Control Normal, sequential program execution can be changed in three different ways: * Interrupts - Maskable hardware CPU interrupts - Non-maskable software interrupt instruction (SWI) Reset Break interrupts NON-DISCLOSURE * * 8.6.1 Interrupts An interrupt temporarily changes the sequence of program execution to respond to a particular event. Figure 8-8 flow charts the handling of system interrupts. General Release Specification 84 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) FROM RESET BREAK INTERRUPT ? NO YES BIT SET? IIBIT SET? NO IRQ1 INTERRUPT ? NO USB INTERRUPT ? NO YES YES YES OTHER INTERRUPTS ? NO YES STACK CPU REGISTERS SET I BIT LOAD PC WITH INTERRUPT VECTOR FETCH NEXT INSTRUCTION SWI INSTRUCTION ? NO RTI INSTRUCTION ? NO YES YES UNSTACK CPU REGISTERS EXECUTE INSTRUCTION Figure 8-8. Interrupt Processing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 85 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED Interrupts are latched and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced or the I bit is cleared. At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 8-9 shows interrupt entry timing. Figure 8-10 shows interrupt recovery timing. AGREEMENT MODULE INTERRUPT I BIT IAB IDB R/W DUMMY DUMMY SP SP - 1 PC - 1[7:0] SP - 2 X SP - 3 A SP - 4 CCR VECT H VECT L START ADDR PC-1[15:8] V DATA H V DATA L OPCODE NON-DISCLOSURE Figure 8-9. Interrupt Entry MODULE INTERRUPT I BIT IAB IDB R/W SP - 4 CCR SP - 3 A SP - 2 X SP - 1 SP PC PC + 1 OPERAND PC - 1 [7:0] PC-1[15:8] OPCODE Figure 8-10. Interrupt Recovery General Release Specification 86 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) 8.6.1.1 Hardware Interrupts A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after completion of the current instruction. When the current instruction is complete, the SIM checks all pending hardware interrupts. If interrupts are not masked (I bit clear in the condition code register) and if the corresponding interrupt enable bit is set, the SIM proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt is serviced first. Figure 8-11 demonstrates what happens when two interrupts are pending. If an interrupt is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the LDA instruction is executed. CLI LDA #$FF BACKGROUND ROUTINE INT1 PSHH INT1 INTERRUPT SERVICE ROUTINE INT2 PSHH INT2 INTERRUPT SERVICE ROUTINE PULH RTI Figure 8-11. Interrupt Recognition Example The LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation. NOTE: To maintain compatibility with the M6805 Family, the H register is not pushed on the stack during interrupt entry. If the interrupt service routine modifies the H register or uses the indexed addressing mode, software should save the H register and then restore it prior to exiting the routine. General Release Specification System Integration Module (SIM) 87 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE PULH RTI AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.6.1.2 SWI Instruction The SWI instruction is a non-maskable instruction that causes an interrupt regardless of the state of the interrupt mask (I bit) in the condition code register. NOTE: A software interrupt pushes PC onto the stack. A software interrupt does not push PC-1, as a hardware interrupt does. AGREEMENT 8.6.2 Interrupt Status Registers The flags in the interrupt status registers identify maskable interrupt sources. Table 8-3 summarizes the interrupt sources and the interrupt status register flags that they set. The interrupt status registers can be useful for debugging. Table 8-3. Interrupt Sources Source SWI Instruction IRQ1 Pin USB Endpoint 0 Transmit USB Endpoint 0 Receive USB Endpoint 1/ Endpoint 2 Transmit USB End of Packet USB Resume Interrupt TIM Channel 0 TIM Channel 1 TIM Overflow Keyboard Pins IRQF1 TXD0F RXD0F TXD1F EOPF RESUMF CH0F CH1F TOF KEYF IMASK1 TXD0IE RXD0IE TXD1IE EOPIE -- CH0IE CH1IE TOIE IMASKK IF3 IF4 IF5 IF6 3 4 5 6 $FFF6-$FFF7 $FFF4-$FFF5 $FFF2-$FFF3 $FFF0-$FFF1 IF2 2 $FFF8-$FFF9 Flags Mask(1) INT Register Flag -- IF1 Priority(2) 0 1 Vector Address $FFFC-$FFFD $FFFA-$FFFB NON-DISCLOSURE 1. The I bit in the condition code register is a global mask for all interrupt sources except the SWI instruction. 2. 0 = highest priority General Release Specification 88 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) 8.6.2.1 Interrupt Status Register 1 Address: $FE04 Bit 7 Read: Write: Reset: IF6 R 0 R 6 IF5 R 0 = Reserved 5 IF4 R 0 4 IF3 R 0 3 IF2 R 0 2 IF1 R 0 1 0 R 0 Bit 0 0 R 0 Figure 8-12. Interrupt Status Register 1 (INT1) IF6-IF1 -- Interrupt Flags 1-6 These flags indicate the presence of interrupt requests from the sources shown in Table 8-3. 1 = Interrupt request present 0 = No interrupt request present Bit 0 and Bit 1 -- Always read 0 8.6.2.2 Interrupt Status Register 2 Address: $FE05 Bit 7 Read: Write: Reset: IF14 R 0 R 6 IF13 R 0 = Reserved 5 IF12 R 0 4 IF11 R 0 3 IF10 R 0 2 IF9 R 0 1 IF8 R 0 Bit 0 IF7 R 0 Figure 8-13. Interrupt Status Register 2 (INT2) IF14-IF7 -- Interrupt Flags 14-7 Since the MC68HC708KL8 does not use these interrupt flags, these bits will always read 0. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 89 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.6.3 Reset All reset sources always have equal and highest priority and cannot be arbitrated. 8.6.4 Break Interrupts The break module can stop normal program flow at a softwareprogrammable break point by asserting its break interrupt output. (See Section 16. Break Module (BREAK).) The SIM puts the CPU into the break state by forcing it to the SWI vector location. Refer to the break interrupt subsection of each module to see how each module is affected by the break state. AGREEMENT 8.6.5 Status Flag Protection in Break Mode The SIM controls whether status flags contained in other modules can be cleared during break mode. The user can select whether flags are protected from being cleared by properly initializing the break clear flag enable bit (BCFE) in the break flag control register (BFCR). Protecting flags in break mode ensures that set flags will not be cleared while in break mode. This protection allows registers to be freely read and written during break mode without losing status flag information. Setting the BCFE bit enables the clearing mechanisms. Once cleared in break mode, a flag remains cleared even when break mode is exited. Status flags with a 2-step clearing mechanism -- for example, a read of one register followed by the read or write of another -- are protected, even when the first step is accomplished prior to entering break mode. Upon leaving break mode, execution of the second step will clear the flag as normal. NON-DISCLOSURE General Release Specification 90 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) 8.7 Low-Power Modes Executing the WAIT or STOP instruction puts the MCU in a low-powerconsumption mode for standby situations. The SIM holds the CPU in a non-clocked state. The operation of each of these modes is described here. Both STOP and WAIT clear the interrupt mask (I) in the condition code register, allowing interrupts to occur. 8.7.1 Wait Mode In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure 8-14 shows the timing for wait mode entry. A module that is active during wait mode can wake up the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. In wait mode, the CPU clocks are inactive. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode. Wait mode can also be exited by a reset or break. A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the break status register (BSR). If the COP disable bit, COPD, in the configuration register is logic 0, then the computer operating properly module (COP) is enabled and remains active in wait mode. IAB IDB R/W WAIT ADDR WAIT ADDR + 1 SAME SAME SAME SAME PREVIOUS DATA NEXT OPCODE NOTE: Previous data can be operand data or the WAIT opcode, depending on the last instruction. Figure 8-14. Wait Mode Entry Timing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 91 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED Figure 8-15 and Figure 8-16 show the timing for WAIT recovery. IAB IDB $A6 $6E0B $A6 $A6 $6E0C $01 $00FF $0B $00FE $6E $00FD $00FC EXITSTOPWAIT NOTE: EXITSTOPWAIT = RST pin or CPU interrupt or break interrupt AGREEMENT Figure 8-15. Wait Recovery from Interrupt or Break 32 CYCLES IAB IDB RST CGMXCLK $A6 $6E0B $A6 $A6 32 CYCLES RSTVCTH RST VCTL NON-DISCLOSURE Figure 8-16. Wait Recovery from Internal Reset 8.7.2 Stop Mode In stop mode, the SIM counter is reset and the system clocks are disabled. An interrupt request from a module can cause an exit from stop mode. Stacking for interrupts begins after the selected stop recovery time has elapsed. Reset or break also causes an exit from stop mode. The SIM disables the oscillator signals (CGMOUT and CGMXCLK) in stop mode, stopping the CPU and peripherals. Stop recovery time is selectable using the SSREC bit in the configuration register (CONFIG). If SSREC is set, stop recovery is reduced from the normal delay of 4096 CGMXCLK cycles down to 32. This is ideal for applications using canned oscillators that do not require long startup times from stop mode. General Release Specification 92 System Integration Module (SIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) NOTE: External crystal applications should use the full stop recovery time by clearing the SSREC bit. A break interrupt during stop mode sets the SIM break stop/wait bit (SBSW) in the break status register (BSR). The SIM counter is held in reset from the execution of the STOP instruction until the beginning of stop recovery. It is then used to time the recovery period. Figure 8-17 shows stop mode entry timing. NOTE: CPUSTOP IAB IDB R/W STOP ADDR STOP ADDR + 1 SAME SAME SAME SAME PREVIOUS DATA NEXT OPCODE NOTE: Previous data can be operand data or the STOP opcode, depending on the last instruction. STOP RECOVERY PERIOD CGMXCLK INT/BREAK IAB STOP +1 STOP + 2 SP SP - 1 SP - 2 SP - 3 STOP + 2 Figure 8-18. Stop Mode Recovery from Interrupt or Break MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 93 NON-DISCLOSURE Figure 8-17. Stop Mode Entry Timing AGREEMENT To minimize stop current, all pins configured as inputs should be driven to a logic 1 or logic 0. REQUIRED System Integration Module (SIM) REQUIRED 8.8 SIM Registers The SIM has two break registers and one reset register. 8.8.1 Break Status Register The break status register contains a flag to indicate that a break caused an exit from stop or wait mode. Address: $FE00 Bit 7 Read: Write: Reset: Note 1. Writing a logic 0 clears SBSW. R = Reserved R 6 R 5 R 4 R 3 R 2 R 1 SBSW Note 1 0 Bit 0 R AGREEMENT Figure 8-19. Break Status Register (BSR) SBSW -- SIM Break Stop/Wait This status bit is useful in applications requiring a return to wait or stop mode after exiting from a break interrupt. Clear SBSW by writing a logic 0 to it. Reset clears SBSW. 1 = Stop mode or wait mode was exited by break interrupt 0 = Stop mode or wait mode was not exited by break interrupt NON-DISCLOSURE General Release Specification 94 MC68HC708KL8 -- Rev. 2.1 System Integration Module (SIM) Freescale Semiconductor System Integration Module (SIM) SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it. The following code is an example of this. Writing 0 to the SBSW bit clears it. This code works if the H register has been pushed onto the stack in the break service routine software. This code should be executed at the end of the break service routine software. HIBYTE LOBYTE ; EQU EQU 5 6 If not SBSW, do RTI BRCLR TST BNE DEC DOLO RETURN DEC PULH RTI SBSW,BSR, RETURN LOBYTE,SP DOLO HIBYTE,SP LOBYTE,SP ; See if wait mode or stop mode was exited ; by break. ; If RETURNLO is not zero, ; then just decrement low byte. ; Else deal with high byte, too. ; Point to WAIT/STOP opcode. ; Restore H register. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 95 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED 8.8.2 Reset Status Register This register contains six flags that show the source of the last reset. All flag bits are cleared automatically following a read of the register. The register is initialized on power-up as shown with the POR bit set and all other bits cleared. However, during a POR or any other internal reset, the RST pin is pulled low. After the pin is released, it will be sampled 32 CGMXCLK cycles later. If the pin is not above a VIH at that time, then the PIN bit in the RSR may be set in addition to whatever other bits are set. Address: $FE01 Bit 7 Read: Write: POR: 1 0 0 0 0 0 0 0 AGREEMENT 6 PIN 5 COP 4 ILOP 3 ILAD 2 USB 1 0 Bit 0 0 POR = Unimplemented Figure 8-20. Reset Status Register (RSR) POR -- Power-On Reset Bit 1 = A POR has occurred. 0 = Read of RSR PIN -- External Reset Bit 1 = An external reset has occurred since the last read of the RSR. 0 = Read of RSR COP -- Computer Operating Properly Reset Bit 1 = A COP reset has occurred since the last read of the RSR. 0 = POR or read of RSR ILOP -- Illegal Opcode Reset Bit 1 = An illegal opcode reset has occurred since the last read of the RSR. 0 = POR or read of RSR NON-DISCLOSURE General Release Specification 96 MC68HC708KL8 -- Rev. 2.1 System Integration Module (SIM) Freescale Semiconductor System Integration Module (SIM) ILAD -- Illegal Address Reset Bit (opcode fetches only) 1 = An illegal address reset has occurred since the last read of the RSR. 0 = POR or read of RSR USB -- Universal Serial Bus Reset Bit 1 = Last reset caused by an USB module 0 = POR or read of RSR 8.8.3 Break Flag Control Register The break control register contains a bit that enables software to clear status bits while the MCU is in a break state. Address: $FE03 Bit 7 Read: Write: POR: BCFE 0 6 R 5 R 4 R 3 R 2 R 1 R Bit 0 R R = Reserved Figure 8-21. Break Flag Control Register (BFCR) BCFE -- Break Clear Flag Enable Bit This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set. 1 = Status bits clearable during break 0 = Status bits not clearable during break MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor System Integration Module (SIM) General Release Specification 97 NON-DISCLOSURE AGREEMENT REQUIRED System Integration Module (SIM) REQUIRED NON-DISCLOSURE General Release Specification 98 System Integration Module (SIM) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 9. Universal Serial Bus Module (USB) 9.1 Contents 9.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 9.4 Clock Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 9.5 Hardware Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 9.5.1 Voltage Regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 9.5.2 Regulator Bypass Option . . . . . . . . . . . . . . . . . . . . . . . . . 115 9.5.3 USB Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 9.5.3.1 Output Driver Characteristics . . . . . . . . . . . . . . . . . . . . . 116 9.5.3.2 Low Speed (1.5 Mbs) Driver Characteristics . . . . . . . . . 116 9.5.3.3 Receiver Data Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 9.5.3.4 Data Source Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 9.5.3.5 Data Signal Rise and Fall Time . . . . . . . . . . . . . . . . . . . 119 9.5.4 USB Control Logic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 9.5.4.1 Data Encoding/Decoding . . . . . . . . . . . . . . . . . . . . . . . . 121 9.5.4.2 Bit Stuffing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 99 NON-DISCLOSURE 9.3 Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 9.3.1 USB Protocol. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 9.3.1.1 Sync Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 9.3.1.2 Packet Identifier Field . . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.3 Address Field (ADDR) . . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.4 Endpoint Field (ENDP). . . . . . . . . . . . . . . . . . . . . . . . . . 106 9.3.1.5 Cyclic Redundancy Check (CRC) . . . . . . . . . . . . . . . . . 107 9.3.1.6 End-of-Packet (EOP) . . . . . . . . . . . . . . . . . . . . . . . . . . .109 9.3.2 Reset Signaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 9.3.3 Suspend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 9.3.4 Resume After Suspend . . . . . . . . . . . . . . . . . . . . . . . . . . .111 9.3.4.1 Host Initiated Resume . . . . . . . . . . . . . . . . . . . . . . . . . . 111 9.3.4.2 USB Reset Signalling. . . . . . . . . . . . . . . . . . . . . . . . . . .112 9.3.4.3 Remote Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 9.3.5 Low-Speed Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113 AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6 I/O Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 9.6.1 USB Address Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 126 9.6.2 USB Interrupt Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 127 9.6.3 USB Interrupt Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 129 9.6.4 USB Control Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . .131 9.6.5 USB Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .132 9.6.6 USB Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .134 9.6.7 USB Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136 9.6.8 USB Endpoint 0 Data Registers . . . . . . . . . . . . . . . . . . . . 137 9.6.9 USB Endpoint 1/Endpoint 2 Data Registers . . . . . . . . . . . 138 9.7 USB Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139 9.7.1 USB End-of-Transaction Interrupt . . . . . . . . . . . . . . . . . . . 139 9.7.1.1 Receive Control Endpoint 0 . . . . . . . . . . . . . . . . . . . . . . 139 9.7.1.2 Transmit Control Endpoint 0 . . . . . . . . . . . . . . . . . . . . . 142 9.7.1.3 Transmit Endpoint 1 and Transmit Endpoint 2. . . . . . . . 143 9.7.2 Resume Interrupt. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 9.7.3 End-of-Packet Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . 144 NON-DISCLOSURE General Release Specification 100 Universal Serial Bus Module (USB) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.2 Features Features of the USB (universal serial bus) module include: * * * Integrated 3.3-Volt Regulator with 3.3-Volt Output Pin Integrated USB Transceiver Supporting Low-Speed Functions USB Data Control Logic - Packet Decoding/Generation - CRC Generation and Checking - NRZI (Non-Return-to Zero Inserted) Encoding/Decoding - Bit-Stuffing USB Reset Support Control Endpoint 0 and Interrupt Endpoints 1 and 2 Two 8-Byte Transmit Buffers One 8-Byte Receive Buffer Suspend and Resume Operations - Remote Wakeup Support USB-Generated Interrupts - Transaction Interrupt Driven - Resume Interrupt - End-of-Packet Interrupt Stall, Nak, and Ack Handshake Generation * * * * * * * MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 101 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.3 Overview This section provides an overview of the universal serial bus (USB) module developed for the MC68HC708KL8. This USB module is designed to serve as a low-speed (LS) USB device per the Universal Serial Bus Specification Rev 1.0. Three types of USB data transfers are supported: control, interrupt, and bulk (transmit only). Endpoint 0 functions as a receive/transmit control endpoint. Endpoints 1 and 2 can function as interrupt or bulk, but only in the transmit direction. A block diagram of the USB module is shown in Figure 9-1. The USB module manages communications between the host and the USB function. The module is partitioned into four functional blocks. These blocks consist of a 3.3-volt regulator, a dual-function transceiver, the USB control logic, and the endpoint registers. The blocks are further detailed later in this section (see 9.5 Hardware Description). AGREEMENT USB CONTROL LOGIC RCV TRANSCEIVER VPIN VMIN VPOUT VMOUT D+ D- USB UPSTREAM PORT NON-DISCLOSURE CPU BUS USB REGISTERS REGULATOR REGOUT 3.3 V OUT Figure 9-1. USB Block Diagram General Release Specification 102 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.1 USB Protocol Figure 9-2 shows the various transaction types supported by the MC68HC708KL8 USB module. The transactions are portrayed as error free. The effect of errors in the data flow are discussed later. ENDPOINT 0 TRANSACTIONS: CONTROL WRITE SETUP DATA0 ACK OUT DATA1 ACK OUT DATA0 ACK OUT DATA0/1 ACK IN CONTROL READ SETUP DATA0 ACK IN DATA1 DATA1 ACK ACK IN DATA0 ACK IN DATA0/1 ACK NO-DATA CONTROL SETUP DATA0 ACK IN DATA1 ACK ENDPOINTS 1 AND 2 TRANSACTIONS: INTERRUPT IN DATA0/1 ACK KEY: UNRELATED BUS TRAFFIC HOST BULK TRANSMIT GENERATED DEVICE IN DATA0/1 ACK GENERATED Figure 9-2. Supported Transaction Types Per Endpoint MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 103 NON-DISCLOSURE OUT DATA1 ACK AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED Each USB transaction is comprised of a series of packets. The MC68HC708KL8 USB module supports the packet types shown in Figure 9-3. Token packets are generated by the USB host and decoded by the USB device. Data and handshake packets are both decoded and generated by the USB device, depending on the type of transaction. Token Packet: IN AGREEMENT OUT SETUP Data Packet: DATA0 DATA1 SYNC PID PID ADDR ENDP CRC5 EOP SYNC PID PID DATA 0 - 8 Bytes CRC16 EOP Handshake Packet: ACK NAK STALL SYNC PID PID EOP Figure 9-3. Supported USB Packet Types NON-DISCLOSURE The following sections detail each segment used to form a complete USB transaction. General Release Specification 104 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.1.1 Sync Pattern The NRZI (see 9.5.4.1 Data Encoding/Decoding) bit pattern shown in Figure 9-4 is used as a synchronization pattern and is prefixed to each packet. This pattern is equivalent to a data pattern of seven 0s followed by a 1 ($80). SYNC PATTERN NRZI DATA ENCODING BUS IDLE PID0 PID1 Figure 9-4. Sync Pattern The start of a packet (SOP) is signaled by the originating port by driving the D+ and D- lines from the idle state (also referred to as the J state) to the opposite logic level (also referred to as the K state). This switch in levels represents the first bit of the sync field. Figure 9-5 shows the data signaling and voltage levels for the start of packet and the sync pattern. VOH (MIN) VSE (MAX) VSE (MIN) VOL (MAX) VSS FIRST BIT OF PACKET BUS IDLE SOP END OF SYNC Figure 9-5. SOP, Sync Signaling, and Voltage Levels MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 105 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.3.1.2 Packet Identifier Field The packet identifier field is an 8-bit number comprised of the 4-bit packet identification and its complement. The field follows the sync pattern and determines the direction and type of transaction on the bus. Table 9-1 shows the packet identifier values for the supported packet types. Table 9-1. Supported Packet Identifiers AGREEMENT Packet Identifier Value %1001 %0001 %1101 %0011 %1011 %0010 %1010 %1110 Packet Identifier Type IN Token OUT Token SETUP Token DATA0 Packet DATA1 Packet ACK Handshake NAK Handshake STALL Handshake NON-DISCLOSURE 9.3.1.3 Address Field (ADDR) The address field is a 7-bit number that is used to select a particular USB device. This field is compared to the lower seven bits of the UADDR register to determine if a given transaction is targeting the MC68HC708KL8 USB device. 9.3.1.4 Endpoint Field (ENDP) The endpoint field is a 4-bit number that is used to select a particular endpoint within a USB device. For the MC68HC708KL8, this will be a binary number between 0 and 2 inclusive. Any other value will cause the transaction to be ignored. General Release Specification 106 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.1.5 Cyclic Redundancy Check (CRC) Cyclic redundancy checks are used to verify the address and data stream of a USB transaction. This field is five bits wide for token packets and 16 bits wide for data packets. CRCs are generated in the transmitter and sent on the USB data lines after both the endpoint field and the data field. Figure 9-6 shows how the 5-bit CRC value is calculated from the data stream and verified for the address and endpoint fields of a token packet. Figure 9-7 shows how the 16-bit CRC value is calculated and either transmitted or verified for the data packet of a given transaction. - UPDATE EVERY BIT TIME - PRESET TO ONES AT SOP DATA STREAM NEXT BIT 5 0 GENERATOR POLYNOMIAL 0 0 1 5 0 1 0 MUX 5 1 EXPECTED RESIDUAL 0 1 1 5 0 0 5 GOOD CRC Y EQUAL? N BAD CRC Figure 9-6. CRC Block Diagram for Token Packets MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 107 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED - UPDATE EVERY BIT TIME. - RESET TO ONES AT SOP INPUT/OUTPUT DATA STREAM NEXT BIT 16 GENERATOR POLYNOMIAL: 1 0 0 00 0 0 0 00 0 0 0 1 01 16 0 AGREEMENT 0 OUTPUT DATA STREAM TRANSMIT MUX 16 1 CRC16 IS TRANSMITTED MSB FIRST AFTER FINAL DATA BYTE. 16 EXPECTED RESIDUAL: NON-DISCLOSURE RECEIVE 1 0 0 0 0 0 0 0 0 0 00 0 1 1 0 1 16 GOOD CRC Y EQUAL? N BAD CRC Figure 9-7. CRC Block Diagram for Data Packets General Release Specification 108 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.1.6 End-of-Packet (EOP) The single-ended 0 (SE0) state is used to signal an end-of-packet (EOP). The single-ended 0 state is indicated by both D+ and D- being below 0.8 V. EOP will be signaled by driving D+ and D- to the singleended 0 state for two bit times followed by driving the lines to the idle state for one bit time. The transition from the single-ended 0 to the idle state defines the end of the packet. The idle state is asserted for one bit time and then both the D+ and D- output drivers are placed in their highimpedance state. The bus termination resistors hold the bus in the idle state. Figure 9-8 shows the data signaling and voltage levels for an endof-packet transaction. LAST BIT OF PACKET EOP STROBE VOH (MIN) BUS DRIVEN TO IDLE STATE BUS FLOATS BUS IDLE VSE (MAX) VSE (MIN) VOL (MAX) VSS Figure 9-8. EOP Transaction Voltage Levels The width of the SE0 in the EOP is about two bit times. The EOP width is measured with the same capacitive load used for maximum rise and fall times and is measured at the same level as the differential signal crossover points of the data lines. tPeriod DIFFERENTIAL DATA LINES DATA CROSSOVER LEVEL EOP WIDTH Figure 9-9. EOP Width Timing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 109 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.3.2 Reset Signaling A reset is signaled on the bus by the presence of an extended SE0 at the USB data pins of a device. The reset signaling is specified to be present for a minimum of 10 ms. An active device (powered and not in the suspend state) seeing a single-ended 0 on its USB data inputs for more than 2.5 s may treat that signal as a reset, but must have interpreted the signaling as a reset within 5.5 s. For a low-speed device, an SE0 condition between four and eight low-speed bit times represents a valid USB reset. A USB sourced reset will hold the 68HC68708KL8 in reset for the duration of the reset on the USB bus. The USB bit in the reset status register (RSR) will be set after the internal reset is removed. Refer to 8.8.2 Reset Status Register for more detail. The MCU's reset recovery sequence is detailed in Section 8. System Integration Module (SIM). The reset flag bit (RSTF) in the USB interrupt register 0 (UIR0) also will be set after the internal reset is removed. Refer to 9.6.2 USB Interrupt Register 0 for more detail. After a reset is removed, the device will be in the attached, but not yet addressed or configured state (refer to Section 9.1 USB Device States of the Universal Serial Bus Specification Rev. 1.0). The device must be able to accept a device address via a SET_ADDRESS command (refer to Section 9.4 Standard Device Request in the Universal Serial Bus Specification Rev. 1.0) no later than 10 ms after the reset is removed. Reset can wake a device from the suspended mode. A device may take up to 10 ms to wake up from the suspended state. NON-DISCLOSURE AGREEMENT General Release Specification 110 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.3 Suspend The MC68HC708KL8 supports suspend mode for low power. Suspend mode should be entered when the USB data lines are in the idle state for more than 3.0 ms. Entry into suspend mode is controlled by the SUSPND bit in the USB interrupt register. Any low-speed bus activity should keep the device out of the suspend state. Low-speed devices are kept awake by periodic low-speed EOP signals from the host. This is referred to as low speed keep alive (refer to Section 11.2.5.1 of the Universal Serial Bus Specification Rev. 1.0). Firmware should monitor the EOPF flag and enter suspend mode by setting the SUSPND bit if an EOP is not detected for 3 ms. Per the USB specification, the MC68HC708KL8 is required to draw less than 500 A from the VDD supply when in the suspend state. This includes the current supplied by the voltage regulator to the 15 k to ground termination resistors placed at the host end of the USB bus. This low-current requirement means that firmware is responsible for entering stop mode once the USB module has been placed in the suspend state. 9.3.4 Resume After Suspend The MC68HC708KL8 can be activated from the suspend state by normal bus activity, a USB reset signal, or by a forced resume driven from the MC68HC708KL8. 9.3.4.1 Host Initiated Resume The host signals resume by initiating resume signalling (K state) for at least 20 ms followed by a standard low-speed EOP signal. This 20 ms ensures that all devices in the USB network are awakened. After resuming the bus, the host must begin sending bus traffic within 3 ms to prevent the device from re-entering suspend mode. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 111 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.3.4.2 USB Reset Signalling Reset can wake a device from the suspended mode. A device may take up to 10 ms to wake up from the suspended state. 9.3.4.3 Remote Wakeup The MC68HC708KL8 also supports the remote wakeup feature. The firmware has the ability to exit suspend mode by signaling a resume state to the upstream host or hub. A non-idle state (K state) on the USB data lines is accomplished by asserting the FRESUM bit in the UCR1 register. When using the remote wakeup capability, the firmware must wait for at least 5 ms after the bus is in the idle state before sending the remote wakeup resume signaling. This allows the upstream devices to get into their suspend state and prepare for propagating resume signaling. The FRESUM bit should be asserted to cause the resume state on the USB data lines for at least 10 ms, but not more than 15 ms. Note that the resume signalling is controlled by the FRESUM bit and meeting the timing specifications is dependent on the firmware. When FRESUM is cleared by firmware, the data lines will return to their high-impedance state. Refer to the register definitions (see 9.6.5 USB Control Register 1) for more information about how the force resume (FRESUM) bit can be used to initiate the remote wakeup feature. NON-DISCLOSURE AGREEMENT General Release Specification 112 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.3.5 Low-Speed Device Externally, low-speed devices are configured by the position of a pullup resistor on the USB D- pin of the MC68HC708KL8. Low-speed devices are terminated as shown in Figure 9-10 with the pullup on the D- line. 3.3-V REGULATOR OUT MC68HC708KL8 1.5 k . D+ D- Figure 9-10. External Low-Speed Device Configuration For low-speed transmissions, the transmitter's EOP width must be between 1.25 s and 1.50 s. These ranges include timing variations due to differential buffer delay and rise/fall time mismatches and to noise and other random effects. A low-speed receiver must accept a 670 ns SE0 followed by a J transition as a valid EOP. An SE0 shorter than 330 ns or an SE0 not followed by a J transition must be rejected as an EOP. An EOP between 330 ns and 670 ns may be rejected or accepted as discussed. Any SE0 that is 2.5 s or longer is automatically a reset. 9.4 Clock Requirements The low-speed data rate is nominally 1.5 Mbs. The CGMXCLK signal driven by the oscillator circuits is the clock source for the USB module and requires that a 6-MHz oscillator circuit be connected to the OSC1 and OSC2 pins. The permitted frequency tolerance for low-speed functions is approximately 1.5% (15,000 ppm). This tolerance includes inaccuracies from all sources: initial frequency accuracy, crystal capacitive loading, supply voltage on the oscillator, temperature, and aging. The jitter in the low-speed data rate must be less than 10 ns. This tolerance allows the use of resonators in low-cost, low-speed devices. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 113 NON-DISCLOSURE AGREEMENT USB LOW-SPEED CABLE REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.5 Hardware Description The USB module as previously shown in Figure 9-1 contains four functional blocks: a 3.3-volt regulator, a low-speed USB transceiver, the USB control logic, and the USB registers. The following details the function of the regulator, transceiver, and control logic. See 9.6 I/O Register Description for the register discussion. 9.5.1 Voltage Regulator AGREEMENT NON-DISCLOSURE The USB data lines are required by the USB specification to have a maximum output voltage between 2.8 V and 3.6 V. The data lines also are required to have an external 1.5-k pullup resistor connected between a data line and a voltage source between 3.0 V and 3.6 V. Since the power provided by the USB cable is specified to be between 4.4 V and 5.0 V, an on-chip regulator is used to drop the voltage to the appropriate level for sourcing the USB transceiver and external pullup resistor. An output pin driven by the regulator voltage is provided to source the 1.5- k external resistor. The REGOUT pin requires an external bulk capacitor 1 F or larger and a 0.1-F ceramic bypass capacitor. Figure 9-11 shows the worst case electrical connection for the voltage regulator. 4.4 V VDDREG 2 CAPACITORS -- BULK CAPACITOR > 1 F -- BYPASS CAPACITOR 0.1 F 3.3-V REGULATOR REGOUT USB DATA LINES R1 VSSREG USB CABLE D+ R2 R1 = 1.5 k 5% R2 = 15 k 5% R2 HOST OR HUB LOW-SPEED TRANSCEIVER MC68HC708KL8 D- Figure 9-11. Regulator Electrical Connections General Release Specification 114 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.5.2 Regulator Bypass Option Under normal user operation, the REGOUT voltage is sourced from the 3.3-volt regulator. The transceiver is powered by the regulator and the VDDREG input. For testability of the transceiver, the 3.3-volt regulator has a bypass option that allows the REGOUT and USB transceiver power to be sourced from the VDDREG input. NOTE: The bypass mode is to be used for transceiver testing and should not be used in normal operation. See Section 5. Configuration Register (CONFIG) for setting the bypass option. Figure 9-12 illustrates operation of the REGBP bit in the configuration register. VDDREG REGULATOR OFF REGBP ON FEEDBACK REGOUT TRANSCEIVER Figure 9-12. Regulator Bypass Option MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 115 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.5.3 USB Transceiver The USB transceiver provides the physical interface to the USB D+ and D- data lines. The transceiver is composed of two parts: an output drive circuit and a receiver. 9.5.3.1 Output Driver Characteristics The USB transceiver uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state is below the VOL of 0.3 V with a 1.5-k load to 3.6 V and in its high state is above the VOH of 2.8 V with a 15-k load to ground. The output swings between the differential high and low state are well balanced to minimize signal skew. Slew rate control on the driver is used to minimize the radiated noise and cross talk. The driver's outputs support 3-state operation to achieve bidirectional half duplex operation. The driver can tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. 9.5.3.2 Low Speed (1.5 Mbs) Driver Characteristics The rise and fall time of the signals on this cable are greater than 75 ns to keep RFI (radio frequency interference) emissions under FCC (Federal Communications Commission) class B limits and less than 300 ns to limit timing delays, signaling skews, and distortions. The driver reaches the specified static signal levels with smooth rise and fall times, and minimal reflections and ringing when driving the cable. This driver is used only on network segments between low-speed devices and the ports to which they are connected. USB data transmission is done with differential signals. A differential input receiver is used to accept the USB data signal. A differential 1 on the bus is represented by D+ being at least 200 mV more positive than D- as seen at the receiver, and a differential 0 is represented by D- being at least 200 mV more positive than D+ as seen at the receiver. The signal cross over point must be between 1.3 V and 2.0 V. NON-DISCLOSURE AGREEMENT General Release Specification 116 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) ONE BIT TIME (1.5 Mb/s) VSE (MAX) VSE (MIN) VSS SIGNAL PINS PASS OUTPUT SPEC LEVELS WITH MINIMAL REFLECTIONS AND RINGING The receiver features an input sensitivity of 200 mV when both differential data inputs are in the range of 0.8 V to 2.5 V with respect to the local ground reference. This is called the common mode input voltage range. Proper data reception also is achieved when the differential data lines are outside the common mode range, as shown in Figure 9-14. The receiver can tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there is a single-ended receiver (Schmitt trigger) for each of the two data lines. 1.0 0.8 0.6 0.4 0.2 0.0 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 COMMON MODE INPUT VOLTAGE (VOLTS) Figure 9-14. Differential Input Sensitivity Over Entire Common Mode Range MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 117 NON-DISCLOSURE MINIMUM DIFFERENTIAL SENSITIVITY (VOLTS) AGREEMENT Figure 9-13. Receiver Characteristics REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.5.3.3 Receiver Data Jitter The data receivers for all types of devices must be able to properly decode the differential data in the presence of jitter. The more of the bit time that any data edge can occupy and still be decoded, the more reliable the data transfer will be. Data receivers are required to decode differential data transitions that occur in a window plus and minus a nominal quarter bit time from the nominal (centered) data edge position. Jitter will be caused by the delay mismatches and by mismatches in the source and destination data rates (frequencies). The receive data jitter budget for low speed is given in Section 17. Electrical Specifications. The specification includes the consecutive (next) and paired transition values for each source of jitter. 9.5.3.4 Data Source Jitter The source of data can have some variation (jitter) in the timing of edges of the data transmitted. The time between any set of data transitions is N * TPeriod jitter time, where N is the number of bits between the transitions and TPeriod is defined as the actual period of the data rate. The data jitter is measured with the same capacitive load used for maximum rise and fall times and is measured at the crossover points of the data lines as shown in Figure 9-15. NON-DISCLOSURE AGREEMENT tPeriod DIFFERENTIAL DATA LINES CROSSOVER POINTS CONSECUTIVE TRANSITIONS PAIRED TRANSITIONS Figure 9-15. Data Jitter General Release Specification 118 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) For low-speed transmissions, the jitter time for any consecutive differential data transitions must be within 25 ns and within 10 ns for any set of paired differential data transitions. These jitter numbers include timing variations due to differential buffer delay, rise/fall time mismatches, internal clock source jitter, noise and other random effects. 9.5.3.5 Data Signal Rise and Fall Time The output rise time and fall time are measured between 10% and 90% of the signal. Edge transition time for the rising and falling edges of lowspeed signals is 75 ns (minimum) into a capacitive load (CL) of 50 pF and 300 ns (maximum) into a capacitive load of 350 pF. The rising and falling edges should be transitioning (monotonic) smoothly when driving the cable to avoid excessive EMI. RISE TIME CL 90% DIFFERENTIAL DATA LINES 10% CL FALL TIME 90% 10% tR tF Figure 9-16. Data Signal Rise and Fall Time MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 119 NON-DISCLOSURE LOW SPEED: 75 ns at CL = 50 pF, 300 ns at CL = 350 pF AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.5.4 USB Control Logic The USB control logic manages data movement between the CPU and the transceiver. The control logic handles both transmit and receive operations on the USB. It contains the logic used to manipulate the transceiver and the endpoint registers. The byte count buffer is loaded with the active transmit endpoints byte count value during transmit operations. This same buffer is used for receive transactions to count the number of bytes received and, upon the end of the transaction, transfer that number to the receive endpoints byte count register. When transmitting, the control logic handles parallel-to-serial conversion, CRC generation, NRZI encoding, and bit stuffing. When receiving, the control logic handles sync detection, packet identification, end-of-packet detection, bit (un)stuffing, NRZI decoding, CRC validation, and serial-to-parallel conversion. Errors detected by the control logic include bad CRC, timeout while waiting for EOP, and bit stuffing violations. NON-DISCLOSURE General Release Specification 120 Universal Serial Bus Module (USB) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.5.4.1 Data Encoding/Decoding The USB employs NRZI data encoding when transmitting packets. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level. Figure 9-17 shows a data stream and the NRZI equivalent and Figure 9-18 is a flow diagram for NRZI. The high level represents the J state on the data lines in this and subsequent figures showing NRZI encoding. A string of 0s causes the NRZI data to toggle each bit time. A string of 1s causes long periods with no transitions in the data. 0 DATA NRZI IDLE IDLE 1 1 0 1 0 1 0 0 0 1 0 0 1 1 0 Figure 9-17. NRZI Data Encoding POWER UP NO PACKET TRANSMISSION IDLE BEGIN PACKET TRANSMISSION FETCH THE DATA BIT NO IS DATA BIT = 0? YES NO DATA TRANSITION TRANSITION DATA NO IS PACKAGE TRANSFER DONE? YES Figure 9-18. Flow Diagram for NRZI MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 121 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.5.4.2 Bit Stuffing To ensure adequate signal transitions, bit stuffing is employed by the transmitting device when sending a packet on the USB (see Figure 9-19 and Figure 9-20). A 0 is inserted after every six consecutive 1s in the data stream before the data is NRZI encoded to force a transition in the NRZI data stream. This gives the receiver logic a data transition at least once every seven bit times to guarantee the data and clock lock. The receiver must decode the NRZI data, recognize the stuffed bits, and discard them. Bit stuffing is enabled beginning with the sync pattern and throughout the entire transmission. The data 1 that ends the sync pattern is counted as the first 1 in a sequence. Bit stuffing is always enforced, without exception. If required by the bit stuffing rules, a 0 bit will be inserted even if it is the last bit before the end-of-packet (EOP) signal. AGREEMENT RAW DATA SYNC PATTERN PACKET DATA STUFFED BIT BIT STUFFED DATA NRZI ENCODED DATA SYNC PATTERN SIX ONES PACKET DATA NON-DISCLOSURE IDLE SYNC PATTERN PACKET DATA Figure 9-19. Bit Stuffing General Release Specification 122 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) POWER UP NO PACKET TRANSMISSION IDLE BEGIN PACKET TRANSMISSION RESET BIT COUNTER TO 0 =0 BIT VALUE? =1 INCREMENT THE COUNTER NO COUNTER = 6? YES INSERT A ZERO BIT RESET THE BIT COUNTER TO 0 NO IS PACKAGE TRANSFER DONE? YES Figure 9-20. Flow Diagram for Bit Stuffing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 123 NON-DISCLOSURE AGREEMENT GET NEXT BIT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6 I/O Register Description The USB endpoint registers are comprised of a set of control/status registers and 24 data registers that provide storage for the buffering of data between USB and the CPU. See Figure 9-21. Add. Register Name Read: $0037 Bit 7 0 6 0 5 TX1ST 4 0 3 2 1 Bit 0 AGREEMENT USB Control Register 2 Write: RSTFR TX1STR (UCR2) Reset: -- -- Read: ENABLE2 ENABLE1 STALL2 STALL1 0 0 0 0 0 -- $0038 USBEN USB Address Register Write: (UADDR) Reset: 0 Read: TXD0F UADD6 0 RXD0F UADD5 0 RSTF UADD4 0 UADD3 0 UADD2 0 UADD1 UADD0 0 0 0 0 $0039 USB Interrupt Register 0 Write: (UIR0) Reset: SUSPND 0 0 RESUMFR TXD0IE 0 RXD0IE 0 TXD0FR RXD0FR 0 0 0 0 0 0 EOPF 0 RESUMF $003A NON-DISCLOSURE Read: TXD1F USB Interrupt Register 1 Write: (UIR1) Reset: 0 Read: T0SEQ USB Control Register 0 Write: (UCR0) Reset: 0 Read: TXD1IE 0 EOPIE 0 TXD1FR EOPFR -- -- 0 0 0 $003B STALL0 0 TX0E 0 RX0E 0 TP0SIZ3 TP0SIZ2 TP0SIZ1 TP0SIZ0 0 0 0 0 $003C T1SEQ ENDADD USB Control Register 1 Write: (UCR1) Reset: 0 0 TX1E 0 FRESUM TP1SIZ3 TP1SIZ2 TP1SIZ1 TP1SIZ0 0 0 0 0 0 = Unimplemented X= Indeterminate Figure 9-21. USB Register Summary (Sheet 1 of 2) General Release Specification 124 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) Add. Register Name USB Status Register Write: (USR) Reset: Bit 7 Read: RSEQ 6 SETUP 5 4 3 RPSIZ3 2 RPSIZ2 1 Bit 0 RPSIZ1 RPSIZ0 $003D X X -- -- X X X X $0020 Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 0 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D0) Reset: Indeterminate after Reset $0027 Read: UE0RD7 UE0RD6 UE0RD5 UE0RD4 UE0RD3 UE0RD2 UE0RD1 UE0RD0 USB Endpoint 0 Data Register 7 Write: UE0TD7 UE0TD6 UE0TD5 UE0TD4 UE0TD3 UE0TD2 UE0TD1 UE0TD0 (UE0D7) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 0 Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 $0028 (UE1D0) Reset: Indeterminate after Reset Read: USB Endpoint 1/2 Data Register 7 $002F Write: UE1TD7 UE1TD6 UE1TD5 UE1TD4 UE1TD3 UE1TD2 UE1TD1 UE1TD0 (UE1D7) Reset: Indeterminate after Reset = Unimplemented X= Indeterminate Figure 9-21. USB Register Summary (Sheet 2 of 2) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 125 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6.1 USB Address Register Address: $0038 Bit 7 Read: Write: Reset: USBEN 0 6 UADD6 0 5 UADD5 0 4 UADD4 0 3 UADD3 0 2 UADD2 0 1 UADD1 0 Bit 0 UADD0 0 AGREEMENT Figure 9-22. USB Address Register (UADDR) USBEN -- USB Module Enable This read/write bit enables and disables the USB module and the USB pins. When USBEN is clear, the USB module will not respond to any traffic. Reset clears this bit. 1 = USB function enabled 0 = USB function disabled NOTE: The user must set this bit before the USB module will recognize USB reset signalling. UADD6-UADD0 -- USB Function Address NON-DISCLOSURE These bits specify the USB address of the device. Reset clears these bits. General Release Specification 126 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.6.2 USB Interrupt Register 0 Address: $0039 Bit 7 Read: TXD0F Write: Reset: 0 0 0 6 RXD0F 5 RSTF 4 SUSPND 0 3 TXD0IE 0 2 RXD0IE 0 1 0 Bit 0 0 TXD0FR RXDOFR 0 0 = Unimplemented Figure 9-23. USB Interrupt Register 0 (UIR0) TXD0F -- Endpoint 0 Data Transmit Flag This read-only bit is set after the data stored in endpoint 0 transmit buffers has been sent and an ACK handshake packet from the host is received. Once the next set of data is ready in the transmit buffers, software must clear this flag by writing a logic 1 to the TXD0FR bit. To enable the next data packet transmission, TX0E also must be set. If the TXD0F bit is not cleared, a NAK handshake will be returned in the next IN transaction. Reset clears this bit. Writing to TXD0F has no effect. 1 = Transmit on endpoint 0 has occurred. 0 = Transmit on endpoint 0 has not occurred. RXD0F -- Endpoint 0 Data Receive Flag This read-only bit is set after the USB module has received a data packet and responded with an ACK handshake packet. Software must clear this flag by writing a logic 1 to the RXD0FR bit after all of the received data has been read. Software also must set the RX0E bit to 1 to enable the next data packet reception. If the RXD0F bit is not cleared, a NAK handshake will be returned in the next OUT transaction. Reset clears this bit. Writing to RXD0F has no effect. 1 = Receive on endpoint 0 has occurred. 0 = Receive on endpoint 0 has not occurred. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 127 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED RSTF -- USB Reset Flag This read-only bit is set when a valid reset signal state is detected on the D+ and D- lines. This reset detection will also generate an internal reset signal to reset the CPU and other peripherals including the USB module. This bit is cleared by writing a logic 1 to the RSTFR bit in the UCR2 register. This bit also is cleared by a POR reset. NOTE: AGREEMENT The RSTF bit is included to maintain backward compatibility with the 68HC705JB2 USB implementation. The USB bit in the RSR register (see 8.8.2 Reset Status Register) is also a USB reset indicator. SUSPND -- USB Suspend Flag To save power, this read/write bit should be set by the software if a 3-ms constant idle state is detected on the USB bus. Setting this bit puts the transceiver and regulator into a power-saving mode. This bit is automatically cleared by hardware when the resume flag (RESUMF) is set. TXD0IE -- Endpoint 0 Transmit Interrupt Enable This read/write bit enables the transmit endpoint 0 to generate CPU interrupt requests when the TXD0F bit becomes set. Reset clears the TXD0IE bit. 1 = Transmit endpoint 0 can generate a CPU interrupt request. 0 = Transmit endpoint 0 cannot generate a CPU interrupt request. RXD0IE -- Endpoint 0 Receive Interrupt Enable This read/write bit enables the receive endpoint 0 to generate CPU interrupt requests when the RXD0F bit becomes set. Reset clears the RXD0IE bit. 1 = Receive endpoint 0 can generate a CPU interrupt request. 0 = Receive endpoint 0 cannot generate a CPU interrupt request. TXD0FR -- Endpoint 0 Transmit Flag Reset Writing a logic 1 to this write-only bit will clear the TXD0F bit if it is set. Writing a logic 0 to TXD0FR has no effect. Reset clears this bit. RXD0FR -- Endpoint 0 Receive Flag Reset Writing a logic 1 to this write-only bit will clear the RXD0F bit if it is set. Writing a logic 0 to RXD0FR has no effect. Reset clears this bit. NON-DISCLOSURE General Release Specification 128 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.6.3 USB Interrupt Register 1 Address: $003A Bit 7 Read: TXD1F Write: Reset: 0 0 0 6 EOPF 5 RESUMF 4 0 RESUMFR 0 3 TXD1IE 0 2 EOPIE 0 1 0 TXD1FR -- Bit 0 0 EOPFR -- = Unimplemented Figure 9-24. USB Interrupt Register 1(UIR1) TXD1F -- Endpoint 1/Endpoint 2 Data Transmit Flag This read-only bit is shared by endpoint 1 and endpoint 2. It is set after the data stored in the shared endpoint 1/endpoint 2 transmit buffer has been sent and an ACK handshake packet from the host is received. Once the next set of data is ready in the transmit buffers, software must clear this flag by writing a logic 1 to the TXD1FR bit. To enable the next data packet transmission, TX1E also must be set. If the TXD1F bit is not cleared, a NAK handshake will be returned in the next IN transaction. Reset clears this bit. Writing to TXD1F has no effect. 1 = Transmit on endpoint 1 or endpoint 2 has occurred. 0 = Transmit on endpoint 1 or endpoint 2 has not occurred. EOPF -- End-of-Packet Detect Flag This read-only bit is set when a valid end-of-packet sequence is detected on the D+ and D- lines. Software must clear this flag by writing a logic 1 to the EOPFR bit. Reset clears this bit. Writing to EOPF has no effect. 1 = End-of-packet sequence has been detected. 0 = End-of-packet sequence has not been detected. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 129 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED RESUMF -- Resume Flag This read-only bit is set when USB bus activity is detected while the SUSPND bit is set. Software must clear this flag by writing a logic 1 to the RESUMFR bit. Reset clears this bit. Writing a logic 0 to RESUMF has no effect. 1 = USB bus activity has been detected. 0 = No USB bus activity has been detected. RESUMFR -- Resume Flag Reset AGREEMENT Writing a logic 1 to this write-only bit will clear the RESUMF bit if it is set. Writing to RESUMFR has no effect. Reset clears this bit. TXD1IE -- Endpoint 1/Endpoint 2 Transmit Interrupt Enable This read/write bit enables the USB to generate CPU interrupt requests when the shared transmit endpoint 1/endpoint 2 interrupt flag (TXD1F) bit becomes set. Reset clears the TXD1IE bit. 1 = Transmit endpoints 1 and 2 can generate a CPU interrupt request. 0 = Transmit endpoints 1 and 2 cannot generate a CPU interrupt request. EOPIE -- End-of-Packet Detect Interrupt Enable NON-DISCLOSURE This read/write bit enables the USB to generate CPU interrupt requests when the EOPF bit becomes set. Reset clears the EOPIE bit. 1 = End-of-packet sequence detection can generate a CPU interrupt request. 0 = End-of-packet sequence detection cannot generate a CPU interrupt request. TXD1FR -- Endpoint 1/Endpoint 2 Transmit Flag Reset Writing a logic 1 to this write-only bit will clear the TXD1F bit if it is set. Writing a logic 0 to TXD1FR has no effect. Reset clears this bit. EOPFR -- End-of-Packet Flag Reset Writing a logic 1 to this write-only bit will clear the EOPF bit if it is set. Writing a logic 0 to the EOPFR has no effect. Reset clears this bit. General Release Specification 130 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.6.4 USB Control Register 0 Address: $003B Bit 7 Read: Write: Reset: T0SEQ 0 6 STALL0 0 5 TX0E 0 4 RX0E 0 3 TP0SIZ3 0 2 TP0SIZ2 0 1 TP0SIZ1 0 Bit 0 TP0SIZ0 0 Figure 9-25. USB Control Register 0 (UCR0) T0SEQ -- Endpoint 0 Transmit Sequence Bit This read/write bit determines which type of data packet (DATA0 or DATA1) will be sent during the next IN transaction directed at endpoint 0. Toggling of this bit must be controlled by software. Reset clears this bit. 1 = DATA1 token active for next endpoint 0 transmit. 0 = DATA0 token active for nextendpoint 0 transmit. STALL0 -- Endpoint 0 Force Stall Bit This read/write bit causes endpoint 0 to return a STALL handshake when polled by either an IN or OUT token by the USB host controller. The USB hardware clears this bit when a SETUP token is received. Reset clears this bit. 1 = Send STALL handshake. 0 = Default TX0E -- Endpoint 0 Transmit Enable This read/write bit enables a transmit to occur when the USB host controller sends an IN token to endpoint 0. Software should set this bit when data is ready to be transmitted. It must be cleared by software when no more endpoint 0 data needs to be transmitted. If this bit is 0 or the TXD0F is set, the USB will respond with a NAK handshake to any endpoint 0 IN tokens. Reset clears this bit. 1 = Data is ready to be sent. 0 = Data is not ready. Respond with NAK. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 131 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED RX0E -- Endpoint 0 Receive Enable This read/write bit enables a receive to occur when the USB host controller sends an OUT token to endpoint 0. Software should set this bit when data is ready to be received. It must be cleared by software when data cannot be received. If this bit is 0 or the RXD0F is set, the USB will respond with a NAK handshake to any endpoint 0 OUT tokens. Reset clears this bit. 1 = Data is ready to be received. 0 = Not ready for data. Respond with NAK. TP0SIZ3-TP0SIZ0 -- Endpoint 0 Transmit Data Packet Size These read/write bits store the number of transmit data bytes for the next IN token request for endpoint 0. These bits are cleared by reset. AGREEMENT 9.6.5 USB Control Register 1 Address: $003C Bit 7 Read: Write: Reset: T1SEQ 0 6 ENDADD 0 5 TX1E 0 4 3 2 TP1SIZ2 0 1 TP1SIZ1 0 Bit 0 TP1SIZ0 0 FRESUM TP1SIZ3 0 0 NON-DISCLOSURE Figure 9-26. USB Control Register 1 (UCR1) T1SEQ -- Endpoint1/Endpoint 2 Transmit Sequence Bit This read/write bit determines which type of data packet (DATA0 or DATA1) will be sent during the next IN transaction directed to endpoint 1 or endpoint 2. Toggling of this bit must be controlled by software. Reset clears this bit. 1 = DATA1 token active for next endpoint 1/endpoint 2 transmit 0 = DATA0 token active for next endpoint 1/endpoint 2 transmit ENDADD -- Endpoint Address Select This read/write bit specifies whether the data inside the registers UE1D0-UE1D7 are used for endpoint 1 or endpoint 2. General Release Specification 132 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) If all the conditions for a successful endpoint 2 USB response to a host IN token are satisfied (TXD1F = 0, TX1E = 1, STALL2 = 0, and ENABLE2 = 1) except that the ENDADD bit is configured for endpoint 1, the USB responds with a NAK handshake packet. 1 = The data buffers are used for endpoint 2. 0 = The data buffers are used for endpoint 1. TX1E -- Endpoint 1/Endpoint 2 Transmit Enable This read/write bit enables a transmit to occur when the USB host controller sends an IN token to endpoint 1 or endpoint 2. The appropriate endpoint enable bit, ENABLE1 or ENABLE2 bit in the UCR2 register, also should be set. Software should set the TX1E bit when data is ready to be transmitted. It must be cleared by software when no more data needs to be transmitted. If this bit is 0 or the TXD1F is set, the USB will respond with a NAK handshake to any endpoint 1 or endpoint 2 directed IN tokens. Reset clears this bit. 1 = Data is ready to be sent. 0 = Data is not ready. Respond with NAK. FRESUM -- Force Resume This read/write bit forces a resume state (K or non-idle state) onto the USB data lines to initiate a remote wakeup. Software should control the timing of the forced resume to be between 10 and 15 ms. Setting this bit will not cause the RESUMF bit to be set. 1 = Force data lines to K state 0 = Default TP1SIZ3-TP1SIZ0 -- Endpoint 1/Endpoint 2 Transmit Data Packet Size These read/write bits store the number of transmit data bytes for the next IN token request for endpoint 1 or endpoint 2. These bits are cleared by reset. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 133 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6.6 USB Control Register 2 Address: $0037 Bit 7 Read: Write: Reset: 0 RSTFR -- 6 0 TX1STR -- 0 -- 5 TX1ST 4 0 3 2 1 Bit 0 STALL1 0 ENABLE2 ENABLE1 STALL2 0 0 0 = Unimplemented AGREEMENT Figure 9-27. USB Control Register 2 (UCR2) RSTFR -- Clear Reset Indicator Bit Writing a logic 1 to this write-only bit will clear the RSTF bit in the UIR0 register if it is set. Writing a logic 0 to the RSTFR has no effect. Reset clears this bit. TX1STR -- Clear Transmit First Flag Writing a logic 1 to this write-only bit will clear the TX1ST bit if it is set. Writing a logic 0 to the TX1STR has no effect. Reset clears this bit. TX1ST -- Transmit First Flag This read-only bit is set if the endpoint 0 data transmit flag (TXD0F) is set when the USB control logic is setting the endpoint 0 data receive flag (RXD0F). In other words, if an unserviced endpoint 0 transmit flag is still set at the end of an endpoint 0 reception, then this bit will be set. This bit lets the firmware know that the endpoint 0 transmission happened before the endpoint 0 reception. Reset clears this bit. 1 = IN transaction occurred before SETUP/OUT. 0 = IN transaction occurred after SETUP/OUT. ENABLE2 -- Endpoint 2 Enable This read/write bit enables endpoint 2 and allows the USB to respond to IN packets addressed to endpoint 2. Reset clears this bit. 1 = Endpoint 2 is enabled and can respond to an IN token. 0 = Endpoint 2 is disabled. NON-DISCLOSURE General Release Specification 134 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) ENABLE1 -- Endpoint 1 Enable This read/write bit enables endpoint 1 and allows the USB to respond to IN packets addressed to endpoint 1. Reset clears this bit. 1 = Endpoint 1 is enabled and can respond to an IN token. 0 = Endpoint 1 is disabled. STALL2 -- Endpoint 2 Force Stall Bit This read/write bit causes endpoint 2 to return a STALL handshake when polled by either an IN or OUT token by the USB host controller. Reset clears this bit. 1 = Send STALL handshake. 0 = Default STALL1 -- Endpoint 1 Force Stall Bit This read/write bit causes endpoint 1 to return a STALL handshake when polled by either an IN or OUT token by the USB host controller. Reset clears this bit. 1 = Send STALL handshake. 0 = Default MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 135 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6.7 USB Status Register Address: $003D Bit 7 Read: Write: Reset: X X -- -- X X X X RSEQ 6 SETUP 5 0 4 0 3 RPSIZ3 2 RPSIZ2 1 RPSIZ1 Bit 0 RPSIZ0 = Unimplemented X = Indeterminate AGREEMENT Figure 9-28. USB Status Register (USR) RSEQ -- Endpoint 0 Receive Sequence Bit This read-only bit indicates the type of data packet last received for endpoint 0 (DATA0 or DATA1). 1 = DATA1 token received in last endpoint 0 receive. 0 = DATA0 token received in last endpoint 0 receive. SETUP -- SETUP Token Detect Bit This read-only bit indicates that a valid SETUP token has been received. 1 = Last token received for endpoint 0 was a SETUP token. 0 = Last token received for endpoint 0 was not a SETUP token. RPSIZ3-RPSIZ0 -- Endpoint 0 Receive Data Packet Size These read-only bits store the number of data bytes received for the last OUT or SETUP transaction for endpoint 0. These bits are not affected by reset. NON-DISCLOSURE General Release Specification 136 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.6.8 USB Endpoint 0 Data Registers UE0D0 Address: $0020 Bit 7 Read: UE0RD7 Write: UE0TD7 Reset: UE0D7 X 6 UE0RD6 UE0TD6 X 5 UE0RD5 UE0TD5 X 4 UE0RD4 UE0TD4 X 3 UE0RD3 UE0TD3 X 2 UE0RD2 UE0TD2 X 1 UE0RD1 UE0TD1 X Bit 0 UE0RD0 UE0TD0 X Address: $0027 UE0RD6 UE0TD6 X UE0RD5 UE0TD5 X UE0RD4 UE0TD4 X UE0RD3 UE0TD3 X UE0RD2 UE0TD2 X UE0RD1 UE0TD1 X UE0RD0 UE0TD0 X Read: UE0RD7 Write: UE0TD7 Reset: X X = Indeterminate Figure 9-29. USB Endpoint 0 Data Register (UE0D0-UE0D7) UE0RD7-UE0RD0 -- Endpoint 0 Receive Data Buffer These read-only bits are serially loaded with OUT token or SETUP token data directed at endpoint 0. The data is received over the USB's D+ and D- pins. UE0TD7-UE0TD0 -- Endpoint 0 Transmit Data Buffer These write-only buffers are loaded by software with data to be sent on the USB bus on the next IN token directed at endpoint 0. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 137 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.6.9 USB Endpoint 1/Endpoint 2 Data Registers UE1D0 Address: $0028 Bit 7 Read: Write: UE1TD7 Reset: X UE1TD6 X UE1TD5 X UE1TD4 X UE1TD3 X UE1TD2 X UE1TD1 X UE1TD0 X 6 5 4 3 2 1 Bit 0 AGREEMENT UE1D7 Address: $002F Bit 7 Read: Write: UE1TD7 Reset: X UE1TD6 X UE1TD5 X UE1TD4 X UE1TD3 X UE1TD2 X UE1TD1 X 6 5 4 3 2 1 Bit 0 UE1TD0 X = Unimplemented X = Indeterminate Figure 9-30. USB Endpoint 1/Endpoint 2 Data Register (UE1D0-UE1D7) UE1TD7-UE1TD0 -- Endpoint 1/ Endpoint 2 Transmit Data Buffer NON-DISCLOSURE These write-only buffers are loaded by software with data to be sent on the USB bus on the next IN token directed at endpoint 1 or endpoint 2. These buffers are shared by endpoints 1 and 2 and depend on proper configuration of the ENDADD bit. General Release Specification 138 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.7 USB Interrupts The USB module is capable of generating interrupts and causing the CPU to execute the USB interrupt service routine. There are three types of USB interrupts: * * * End-of-transaction interrupts signify either a completed transaction receive or transmit transaction. Resume interrupts signify that the USB bus is reactivated after having been suspended. End-of-packet interrupts signify that a low-speed end-of-packet signal was detected. All USB interrupts share the same interrupt vector. Firmware is responsible for determining which interrupt is active. 9.7.1 USB End-of-Transaction Interrupt There are three possible end-of-transaction interrupts: * * * Endpoint 0 receive Endpoint 0 transmit Shared Endpoint 1 or Endpoint 2 transmit End-of-transaction interrupts occur as detailed in the following sections. 9.7.1.1 Receive Control Endpoint 0 For a control OUT transaction directed at endpoint 0, the USB module will generate an interrupt by setting the RXD0F flag in the UIR0 register. The conditions necessary for the interrupt to occur are shown in the flowchart in Figure 9-31. SETUP transactions cannot be stalled by the USB function. A SETUP received by a control endpoint will clear the STALL0 bit if it is set. The conditions for receiving a SETUP interrupt are shown in Figure 9-32. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 139 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED VALID OUT TOKEN RECEIVED FOR ENDPOINT 0 VALID DATA TOKEN RECEIVED FOR ENDPOINT 0? Y USB MODULE ENABLED? (USBEN = 1) Y N TIMEOUT NO RESPONSE FROM USB FUNCTION N NO RESPONSE FROM USB FUNCTION AGREEMENT ENDPOINT 0 RECEIVE NOT STALLED? (STALL0 = 0) Y N SEND STALL HANDSHAKE ENDPOINT 0 RECEIVE READY TO RECEIVE? N (RX0E = 1) AND (RXD0F = 0) Y ACCEPT DATA SET/CLEAR RSEQ BIT SEND NAK HANDSHAKE ERROR FREE DATA PACKET? Y N IGNORE TRANSACTION NO RESPONSE FROM USB FUNCTION NON-DISCLOSURE SET RXD0F TO 1 RECEIVE CONTROL ENDPOINT INTERRUPT ENABLED? (RXD0IE = 1) Y VALID TRANSACTION INTERRUPT GENERATED N NO INTERRUPT Figure 9-31. OUT Token Data Flow for Receive Endpoint 0 General Release Specification 140 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) VALID SETUP TOKEN RECEIVED FOR ENDPOINT 0 Y USB MODULE ENABLED? (USBEN = 1) Y ENDPOINT 0 RECEIVE READY TO RECEIVE? (RX0E = 1) AND (RXD0F = 0) Y N N N NO RESPONSE FROM USB FUNCTION NO RESPONSE FROM USB FUNCTION STALL0 = 0? Y CLEAR STALL0 BIT ACCEPT DATA SET/CLEAR RSEQ BIT SET SETUP TO 1 ERROR FREE DATA PACKET? Y N IGNORE TRANSACTION NO RESPONSE FROM USB FUNCTION RECEIVE CONTROL ENDPOINT INTERRUPT ENABLED? (RXD0IE = 1) Y N VALID TRANSACTION INTERRUPT GENERATED NO INTERRUPT Figure 9-32. SETUP Token Data Flow for Receive Endpoint 0 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 141 NON-DISCLOSURE SET RXD0F TO 1 AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.7.1.2 Transmit Control Endpoint 0 For a control IN transaction directed at endpoint 0, the USB module will generate an interrupt by setting the TXD0F flag in the UIR0 register. The conditions necessary for the interrupt to occur are shown in the flowchart in Figure 9-33. VALID IN TOKEN RECEIVED FOR ENDPOINT 0 AGREEMENT USB MODULE ENABLED? (USBEN = 1) Y TRANSMIT ENDPOINT NOT STALLED BY FIRMWARE? (STALL0 = 0) Y TRANSMIT ENDPOINT READY TO TRANSFER? (TX0E = 1) AND (TXD0F = 0) Y SEND DATA N NO RESPONSE FROM USB FUNCTION N SEND STALL HANDSHAKE N SEND NAK HANDSHAKE NON-DISCLOSURE DATA PID SET BY T0SEQ ACK RECEIVED AND NO TIMEOUT CONDITION OCCUR? Y N NO RESPONSE FROM USB FUNCTION SET TXD0F TO 1 TRANSMIT ENDPOINT INTERRUPT ENABLED? (TXD0IE = 1) Y VALID TRANSACTION INTERRUPT GENERATED N NO INTERRUPT Figure 9-33. IN Token Data Flow for Transmit Endpoint 0 General Release Specification 142 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) 9.7.1.3 Transmit Endpoint 1 and Transmit Endpoint 2 Transmit endpoints 1 and 2 share their interrupt flag. For an IN transaction directed at endpoint 1 or 2, the USB module will generate an interrupt by setting the TXD1F flag in the UIR1 register. The conditions necessary for the interrupt to occur are shown in Figure 9-34. NOTES: ENDP1 is endpoint 1 directed traffic. ENDP2 is endpoint 2 directed traffic. VALID IN TOKEN RECEIVED FOR ENDPOINTS 1 OR 2 Y USB MODULE ENABLED? (USBEN = 1) Y TRANSMIT ENDPOINT NOT STALLED BY FIRMWARE? (STALL1 AND ENDP1) + (STALL2 AND ENDP2) Y TRANSMIT ENDPOINT READY TO TRANSFER? (TX1E = 1) AND (TXD1F = 0) AND ((ENDP2 AND ENDADD) + ENDP1 AND ENDADD)) Y TRANSMIT ENDPOINT ENABLED? ((ENABLE1 AND ENDP1) + (ENABLE2 AND ENDP2)) Y SEND DATA DATA PID SET BY T1SEQ N N N N NO RESPONSE FROM USB FUNCTION SEND STALL HANDSHAKE SEND NAK HANDSHAKE NO RESPONSE FROM USB FUNCTION ACK RECEIVED AND NO TIMEOUT CONDITION OCCURS? Y SET TXD1F TO 1 N NO RESPONSE FROM USB FUNCTION TRANSMIT ENDPOINT INTERRUPT ENABLED (TXD1IE = 1) NO INTERRUPT VALID TRANSACTION INTERRUPT GENERATED Figure 9-34. IN Token Data Flow for Transmit Endpoint 1/Endpoint 2 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Universal Serial Bus Module (USB) General Release Specification 143 NON-DISCLOSURE AGREEMENT REQUIRED Universal Serial Bus Module (USB) REQUIRED 9.7.2 Resume Interrupt The USB module will generate a CPU interrupt if low-speed bus activity is detected after entering the suspend state. A transition of the USB data lines to the non-idle state (K state) while in the suspend mode will set the RESUMF flag in the UIR1 register. There is no interrupt enable bit for this interrupt source and an interrupt will be executed if the I bit in the CCR is cleared. A resume interrupt can only occur while the MC68HC708KL8 is in the suspend mode. AGREEMENT 9.7.3 End-of-Packet Interrupt The USB module can generate a USB interrupt upon detection of an end-of-packet signal for low-speed devices. Upon detection of an endof-packet signal, the USB module sets the EOPF bit and will generate a CPU interrupt if the EOPIE bit in the UIR1 register is set. NON-DISCLOSURE General Release Specification 144 Universal Serial Bus Module (USB) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 10. Monitor ROM (MON) 10.1 Contents 10.2 10.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 10.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .146 10.4.1 Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 10.4.2 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 10.4.3 Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 10.4.4 Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 10.4.5 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 10.5 Security. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157 10.2 Introduction This section describes the monitor ROM. The monitor ROM allows complete testing of the MCU through a single-wire interface with a host computer. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 145 NON-DISCLOSURE AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED 10.3 Features Features of the monitor ROM include: * * * * * * Normal User-Mode Pin Functionality One Pin Dedicated to Serial Communication between Monitor ROM and Host Computer Standard Mark/Space Non-Return-to-Zero (NRZ) Communication with Host Computer Execution of Code in RAM or EPROM EPROM Programming EPROM Security AGREEMENT 10.4 Functional Description The monitor ROM receives and executes commands from a host computer. Figure 10-1 shows an example circuit used to enter monitor mode and communicate with a host computer via a standard RS-232 interface. Simple monitor commands can access any memory address. In monitor mode, the MCU can execute host-computer code in RAM while all MCU pins retain normal operating mode functions. All communication between the host computer and the MCU is through the PTA0 pin. A level-shifting and multiplexing interface is required between PTA0 and the host computer. PTA0 is used in a wired-OR configuration and requires a pullup resistor. NON-DISCLOSURE General Release Specification 146 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) VDD 10 k 68HC708 RST 0.1 F VTST 10 IRQ1/VPP VDD 0.1 F VDDREG 1 10 F + 3 4 10 F + MC145407 20 + 18 17 + 10 F VDD 20 pF X1 4.9152 MHz 20 pF 10 M OSC2 OSC1 10 F 2 19 5 6 16 15 VDD 3 7 VSS2 VSS1 VSSREG VDD1,VDD2 0.1 F VDD 1 2 6 4 MC74HC125 14 3 5 VDD 10 k A (See NOTES) VDD 10 k PTA0 PTC3 VDD 10 k PTC0 PTC1 7 NOTES: Position A -- Bus clock = CGMXCLK / 4 Position B -- Bus clock = CGMXCLK / 2 B Figure 10-1. Monitor Mode Circuit MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 147 NON-DISCLOSURE DB-25 2 AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED 10.4.1 Entering Monitor Mode Table 10-1 shows the pin conditions for entering monitor mode. Table 10-1. Monitor Mode Entry IRQ1/VPP Pin PTA7 Pin PTC0 Pin PTC1 Pin PTA0 Pin PTC3 Pin CGMOUT Bus Frequency AGREEMENT 1 VTST 0 1 0 1 0 CGMXCLK ----------------------------2 CGMXCLK CGMOUT -------------------------2 If PTC3 is low upon monitor mode entry, CGMOUT is equal to the crystal frequency. The bus frequency in this case is a divide-by-two of the input clock. If PTC3 is high upon monitor mode entry, the bus frequency will be a divide-by-four of the input clock. NOTE: NON-DISCLOSURE Holding the PTC3 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator. The CGMOUT frequency is equal to the CGMXCLK frequency, and the OSC1 input directly generates internal bus clocks. In this case, the OSC1 signal must have a 50% duty cycle at maximum bus frequency. Enter monitor mode with the pin configuration shown above by pulling RST low and then high. The rising edge of RST latches monitor mode. Once monitor mode is latched, the values on the specified pins can change. NOTE: The PA7 pin must remain at logic 0 for 24 bus cycles after the RST pin goes high. Once out of reset, the MCU waits for the host to send eight security bytes. (See 10.5 Security.) After the security bytes, the MCU sends a break signal (10 consecutive logic 0s) to the host, indicating that it is ready to receive a command. General Release Specification 148 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) In monitor mode, the MCU uses different vectors for reset, SWI, and break interrupt than those for user mode. The alternate vectors are in the $FE page instead of the $FF page and allow code execution from the internal monitor firmware instead of user code. The COP module is disabled in monitor mode as long as VTST is applied to either the IRQ pin or the RST pin. Table 10-2 summarizes the differences between user mode and monitor mode. Table 10-2. Mode Differences Functions Modes COP Enabled Disabled(1) Reset Vector High $FFFE $FEFE Reset Vector Low $FFFF $FEFF Break Vector High $FFFC $FEFC Break Vector Low $FFFD $FEFD SWI Vector High $FFFC $FEFC SWI Vector Low $FFFD $FEFD User Monitor 1. If the high voltage (VTST) is removed from the IRQ1/VPP pin or the RST pin, the SIM asserts its COP enable output. The COP is a mask option enabled or disabled by the COPD bit in the configuration register. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 149 NON-DISCLOSURE AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED 10.4.2 Data Format Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format. Transmit and receive baud rates must be identical. NEXT START BIT START BIT BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP BIT AGREEMENT Figure 10-2. Monitor Data Format 10.4.3 Break Signal A start bit (logic 0) followed by nine logic 0 bits is a break signal. When the monitor receives a break signal, it drives the PTA0 pin high for the duration of two bits and then echoes back the break signal. MISSING STOP BIT 2-STOP BIT DELAY BEFORE ZERO ECHO 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 NON-DISCLOSURE Figure 10-3. Break Transaction General Release Specification 150 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) 10.4.4 Baud Rate The communication baud rate is controlled by the crystal frequency and the state of the PTC3 pin upon entry into monitor mode. When PTC3 is high, the divide by ratio is 1024. If the PTC3 pin is at logic 0 upon entry into monitor mode, the divide by ratio is 512. Table 10-3 lists crystal frequencies required to acheive standard baud rates. Other standard baud rates can be accomplished using higher crystal frequencies. Table 10-3. Monitor Baud Rate Selection Crystal Frequency (MHz) 4.9152 4.9152 PTC3 Pin 0 1 Baud Rate 9600 4800 10.4.5 Commands The monitor ROM firmware uses these commands: * * * * * * READ (read memory) WRITE (write memory) IREAD (indexed read) IWRITE (indexed write) READSP (read stack pointer) RUN (run user program) The monitor ROM firmware echoes each received byte back to the PTA0 pin for error checking. An 11-bit delay at the end of each command allows the host to send a break character to cancel the command. A delay of two bit times occurs before each echo and before READ, IREAD, or READSP data is returned. The data returned by a read command appears after the echo of the last byte of the command. NOTE: Wait one bit time after each echo before sending the next byte. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 151 NON-DISCLOSURE AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED FROM HOST READ READ ADDRESS HIGH ADDRESS HIGH ADDRESS LOW ADDRESS LOW DATA 4 ECHO 1 4 1 4 1 3, 2 4 RETURN AGREEMENT NOTES: 1 = Echo delay, 2 bit times 2 = Data return delay, 2 bit times 3 = Cancel command delay, 11 bit times 4 = Wait 1 bit time before sending next byte. Figure 10-4. Read Transaction FROM HOST WRITE 4 ECHO 1 WRITE 4 ADDRESS HIGH ADDRESS HIGH ADDRESS LOW ADDRESS LOW DATA DATA 1 4 1 4 1 3, 4 NON-DISCLOSURE NOTES: 1 = Echo delay, 2 bit times 3 = Cancel command delay, 11 bit times 4 = Wait 1 bit time before sending next byte. Figure 10-5. Write Transaction General Release Specification 152 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) A brief description of each monitor mode command follows: Table 10-4. READ (Read Memory) Command Description Operand Data Returned Opcode Read Byte from Memory 2-Byte Address in High Byte:Low Byte Order Returns Contents of Specified Address $4A Command Sequence SENT TO MONITOR READ READ ADDRESS HIGH ADDRESS HIGH ADDRESS LOW ADDRESS LOW DATA ECHO RETURN Table 10-5. WRITE (Write Memory) Command Description Operand Data Returned Opcode Write Byte to Memory 2-Byte Address in High Byte:Low Byte Order; Low Byte Followed by Data Byte None $49 Command Sequence FROM HOST WRITE WRITE ADDRESS HIGH ADDRESS HIGH ADDRESS LOW ADDRESS LOW DATA DATA ECHO MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 153 NON-DISCLOSURE AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED Table 10-6. IREAD (Indexed Read) Command Description Operand Data Returned Opcode Read Next 2 Bytes in Memory from Last Address Accessed 2-Byte Address in High Byte:Low Byte Order Returns Contents of Next Two Addresses $1A Command Sequence FROM HOST AGREEMENT IREAD IREAD DATA DATA ECHO RETURN Table 10-7. IWRITE (Indexed Write) Command Description Write to Last Address Accessed + 1 Single Data Byte None $19 Command Sequence FROM HOST NON-DISCLOSURE Operand Data Returned Opcode IWRITE IWRITE DATA DATA ECHO General Release Specification 154 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) A sequence of IREAD or IWRITE commands can access a block of memory sequentially over the full 64-Kbyte memory map. Table 10-8. READSP (Read Stack Pointer) Command Description Operand Data Returned Opcode Reads Stack Pointer None Returns Incremented Stack Pointer Value (SP + 1) in High Byte:Low Byte Order $0C Command Sequence FROM HOST READSP READSP SP HIGH SP LOW ECHO RETURN Description Operand Data Returned Opcode Executes PULH and RTI Instructions None None $28 Command Sequence FROM HOST RUN RUN ECHO MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 155 NON-DISCLOSURE Table 10-9. RUN (Run User Program) Command AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED The MCU executes the SWI and PSHH instructions when it enters monitor mode. The RUN command tells the MCU to execute the PULH and RTI instructions. Before sending the RUN command, the host can modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6. AGREEMENT SP HIGH BYTE OF INDEX REGISTER CONDITION CODE REGISTER ACCUMULATOR LOW BYTE OF INDEX REGISTER HIGH BYTE OF PROGRAM COUNTER LOW BYTE OF PROGRAM COUNTER SP + 1 SP + 2 SP + 3 SP + 4 SP + 5 SP + 6 SP + 7 Figure 10-6. Stack Pointer at Monitor Mode Entry NON-DISCLOSURE General Release Specification 156 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) 10.5 Security A security feature discourages unauthorized reading of ROM locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations $FFF6-$FFFD. Locations $FFF6-$FFFD contain userdefined data. NOTE: Do not leave locations $FFF6-$FFFD blank. For security reasons, program locations $FFF6-$FFFD even if they are not used for vectors. During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PA0. VDD 4096 + 32 CGMXCLK CYCLES RST 24 BUS CYCLES PA7 COMMAND 256 BUS CYCLES (MINIMUM) BYTE 1 BYTE 2 BYTE 8 FROM HOST PA0 1 BYTE 1 ECHO FROM MCU 4 1 BYTE 2 ECHO 1 BYTE 8 ECHO 2 BREAK 4 1 COMMAND ECHO NOTES: 1 = Echo delay, 2 bit times 2 = Data return delay, 2 bit times 4 = Wait 1 bit time before sending next byte. Figure 10-7. Monitor Mode Entry Timing MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Monitor ROM (MON) General Release Specification 157 NON-DISCLOSURE AGREEMENT REQUIRED Monitor ROM (MON) REQUIRED If the received bytes match those at locations $FFF6-$FFFD, the host bypasses the security feature and can read all ROM locations and execute code from ROM. Security remains bypassed until a power-on reset occurs. After the host bypasses security, any reset other than a power-on reset requires the host to send another eight bytes. If the reset was not a power-on reset, security remains bypassed regardless of the data that the host sends. If the received bytes do not match the data at locations $FFF6-$FFFD, the host fails to bypass the security feature. The MCU remains in monitor mode, but reading ROM locations returns undefined data, and trying to execute code from ROM causes an illegal address reset. After receiving the eight security bytes from the host, the MCU transmits a break character signalling that it is ready to receive a command. AGREEMENT NOTE: The MCU does not transmit a break character until after the host sends the eight security bytes. NON-DISCLOSURE General Release Specification 158 Monitor ROM (MON) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 11. Timer Interface Module (TIM) 11.1 Contents 11.2 11.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .160 11.4.1 TIM Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 11.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . . 164 11.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .165 11.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . 166 11.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . . 167 11.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . . 168 11.4.4.3 PWM Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168 11.5 11.6 11.7 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170 TIM During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . 170 11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171 11.8.1 TIM Clock Pin (PTE0/TCLK) . . . . . . . . . . . . . . . . . . . . . . . 171 11.8.2 TIM Channel I/O Pins (PTE1/TCH0:PTE2/TCH1). . . . . . . 172 11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172 11.9.1 TIM Status and Control Register . . . . . . . . . . . . . . . . . . . .172 11.9.2 TIM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 175 11.9.3 TIM Counter Modulo Registers . . . . . . . . . . . . . . . . . . . . . 176 11.9.4 TIM Channel Status and Control Registers. . . . . . . . . . . . 177 11.9.5 TIM Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 181 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 159 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED 11.2 Introduction This section describes the timer interface module (TIM2, Version B). The TIM is a 2-channel timer that provides a timing reference with input capture, output compare, and pulse-width-modulation functions. Figure 11-1 is a block diagram of the TIM. 11.3 Features AGREEMENT Features of the TIM include: * Two Input Capture/Output Compare Channels - Rising-Edge, Falling-Edge, or Any-Edge Input Capture Trigger - Set, Clear, or Toggle Output Compare Action Buffered and Unbuffered Pulse Width Modulation (PWM) Signal Generation Programmable TIM Clock Input - 7-Frequency Internal Bus Clock Prescaler Selection - External TIM Clock Input (Bus Frequency /2 Maximum) Free-Running or Modulo Up-Count Operation Toggle Any Channel Pin on Overflow TIM Counter Stop and Reset Bits Modular Architecture Expandable to Eight Channels * * * NON-DISCLOSURE * * * 11.4 Functional Description Figure 11-1 shows the structure of the TIM. The central component of the TIM is the 16-bit TIM counter that can operate as a free-running counter or a modulo up-counter. The TIM counter provides the timing reference for the input capture and output compare functions. The TIM counter modulo registers, TMODH:TMODL, control the modulo value of the TIM counter. Software can read the TIM counter value at any time without affecting the counting sequence. General Release Specification 160 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) The two TIM channels are programmable independently as input capture or output compare channels. PTE0/TCLK TCLK PRESCALER SELECT INTERNAL BUS CLOCK TSTOP TRST PRESCALER 16-BIT COUNTER 16-BIT COMPARATOR TMODH:TMODL TOF TOIE INTERRUPT LOGIC TOV0 CHANNEL 0 16-BIT COMPARATOR TCH0H:TCH0L 16-BIT LATCH MS0A MS0B TOV1 INTERNAL BUS CHANNEL 1 16-BIT COMPARATOR TCH1H:TCH1L 16-BIT LATCH MS1A CH1IE CH1F CH1MAX PTE2 LOGIC PTE2/TCH1 CH0IE CH0F ELS0B ELS0A CH0MAX PTE1 LOGIC PTE1/TCH0 INTERRUPT LOGIC INTERRUPT LOGIC Figure 11-1. TIM Block Diagram MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 161 NON-DISCLOSURE ELS1B ELS1A AGREEMENT PS2 PS1 PS0 REQUIRED Timer Interface Module (TIM) REQUIRED Addr. Register Name Read: TIM Status and Control Register Write: (TSC) Reset: Read: TIM Counter Register High Write: (TCNTH) Reset: Read: TIM Counter Register Low Write: (TCNTL) Reset: Read: TIM Counter Modulo Register Write: High (TMODH) Reset: Read: Bit 7 TOF 0 0 Bit 15 6 TOIE 0 14 5 TSTOP 1 13 4 0 TRST 0 12 3 0 2 PS2 0 10 1 PS1 0 9 Bit 0 PS0 0 Bit 8 $0010 0 11 $0012 0 Bit 7 0 6 0 5 0 4 0 3 0 2 0 1 0 Bit 0 AGREEMENT $0013 0 0 0 0 0 0 0 0 $0014 Bit 15 1 14 1 13 1 12 1 11 1 10 1 9 1 Bit 8 1 $0015 TIM Counter Modulo Register Low Write: (TMODL) Reset: Read: Bit 7 1 CH0F 0 0 6 1 5 1 4 1 3 1 2 1 1 1 Bit 0 1 NON-DISCLOSURE $0016 TIM Channel 0 Status and Control Write: Register (TSC0) Reset: Read: TIM Channel 0 Register High Write: (TCH0H) Reset: Read: TIM Channel 0 Register Low Write: (TCH0L) Reset: CH0IE 0 MS0B 0 MS0A 0 ELS0B 0 ELS0A 0 TOV0 0 CH0MAX 0 $0017 Bit 15 14 13 12 11 10 9 Bit 8 Indeterminate after Reset $0018 Bit 7 6 5 4 3 2 1 Bit 0 Indeterminate after Reset = Unimplemented Figure 11-2. TIM I/O Register Summary General Release Specification 162 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) Addr. Register Name Read: TIM Channel 1 Status and Control Write: Register (TSC1) Reset: Read: TIM Channel 1 Register High Write: (TCH1H) Reset: Read: TIM Channel 1 Register Low Write: (TCH1L) Reset: Bit 7 CH1F 0 0 6 CH1IE 0 5 0 4 MS1A 0 3 ELS1B 0 2 ELS1A 0 1 TOV1 0 Bit 0 CH1MAX 0 $0019 0 $001A Bit 15 14 13 12 11 10 9 Bit 8 Indeterminate after Reset $001B Bit 7 6 5 4 3 2 1 Bit 0 Indeterminate after Reset = Unimplemented Figure 11-2. TIM I/O Register Summary MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 163 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED 11.4.1 TIM Counter Prescaler The TIM clock source can be one of the seven prescaler outputs or the TIM clock pin, PTE0/TCLK. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIM status and control register (TSC) select the TIM clock source. 11.4.2 Input Capture With the input capture function, the TIM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TIM latches the contents of the TIM counter into the TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is programmable. Input captures can generate TIM CPU interrupt requests. AGREEMENT 11.4.3 Output Compare With the output compare function, the TIM can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIM can set, clear, or toggle the channel pin. Output compares can generate TIM CPU interrupt requests. 11.4.3.1 Unbuffered Output Compare Any output compare channel can generate unbuffered output compare pulses as described in 11.4.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIM channel registers. An unsynchronized write to the TIM channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIM overflow interrupt routine to write a new, smaller output NON-DISCLOSURE General Release Specification 164 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) compare value may cause the compare to be missed. The TIM may pass the new value before it is written. Use the following methods to synchronize unbuffered changes in the output compare value on channel x: * When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value. When changing to a larger output compare value, enable channel x TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current counter overflow period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same counter overflow period. * 11.4.3.2 Buffered Output Compare Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the PTE1/TCH0 pin. The TIM channel registers of the linked pair alternately control the output. Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The output compare value in the TIM channel 0 registers initially controls the output on the PTE1/TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the output after the TIM overflows. At each subsequent overflow, the TIM channel registers (0 or 1) that control the output are the ones written to last. TSC0 controls and monitors the buffered output compare function, and TIM channel 1 status and control register (TSC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE2/TCH1, is available as a general-purpose I/O pin. NOTE: In buffered output compare operation, do not write new output compare values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered output compares. General Release Specification Timer Interface Module (TIM) 165 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED 11.4.4 Pulse Width Modulation (PWM) By using the toggle-on-overflow feature with an output compare channel, the TIM can generate a PWM signal. The value in the TIM counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIM counter modulo registers. The time between overflows is the period of the PWM signal. As Figure 11-3 shows, the output compare value in the TIM channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIM to clear the channel pin on output compare if the state of the PWM pulse is logic 1. Program the TIM to set the pin if the state of the PWM pulse is logic 0. OVERFLOW PERIOD OVERFLOW OVERFLOW AGREEMENT PULSE WIDTH NON-DISCLOSURE PTEx/TCHxA OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE Figure 11-3. PWM Period and Pulse Width The value in the TIM counter modulo registers and the selected prescaler output determines the frequency of the PWM output. The frequency of an 8-bit PWM signal is variable in 256 increments. Writing $00FF (255) to the TIM counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is 000 (see 11.9.1 TIM Status and Control Register). The value in the TIM channel registers determines the pulse width of the PWM output. The pulse width of an 8-bit PWM signal is variable in 256 General Release Specification 166 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) increments. Writing $0080 (128) to the TIM channel registers produces a duty cycle of 128/256 or 50%. 11.4.4.1 Unbuffered PWM Signal Generation Any output compare channel can generate unbuffered PWM pulses as described in 11.4.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the old value currently in the TIM channel registers. An unsynchronized write to the TIM channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIM overflow interrupt routine to write a new, smaller pulse width value may cause the compare to be missed. The TIM may pass the new value before it is written. Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x: * When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value. When changing to a longer pulse width, enable channel x TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period. * NOTE: In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 167 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. 11.4.4.2 Buffered PWM Signal Generation Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the PTE1/TCH0 pin. The TIM channel registers of the linked pair alternately control the pulse width of the output. Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The TIM channel 0 registers initially control the pulse width on the PTE1/TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIM channel registers (0 or 1) that control the pulse width are the ones written to last. TSC0 controls and monitors the buffered PWM function, and TIM channel 1 status and control register (TSC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE2/TCH1, is available as a general-purpose I/O pin. AGREEMENT NOTE: NON-DISCLOSURE In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered PWM signals. 11.4.4.3 PWM Initialization To ensure correct operation when generating unbuffered or buffered PWM signals, use this initialization procedure: 1. In the TIM status and control register (TSC): a. Stop the TIM counter by setting the TIM stop bit, TSTOP. b. Reset the TIM counter by setting the TIM reset bit, TRST. 2. In the TIM counter modulo registers (TMODH:TMODL), write the value for the required PWM period. 3. In the TIM channel x registers (TCHxH:TCHxL), write the value for the required pulse width. General Release Specification 168 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) 4. In TIM channel x status and control register (TSCx): a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB:MSxA. (See Table 11-2.) b. Write 1 to the toggle-on-overflow bit, TOVx. c. Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB:ELSxA. The output action on compare must force the output to the complement of the pulse width level. (See Table 11-2.) NOTE: In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare can also cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. 5. In the TIM status control register (TSC), clear the TIM stop bit, TSTOP. Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIM channel 0 registers (TCH0H:TCH0L) initially control the buffered PWM output. TIM status control register 0 (TSCR0) controls and monitors the PWM signal from the linked channels. MS0B takes priority over MS0A. Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIM overflows. Subsequent output compares try to force the output to a state it is already in and have no effect. The result is a 0% duty cycle output. Setting the channel x maximum duty cycle bit (CHxMAX) and clearing the TOVx bit generates a 100% duty cycle output. (See 11.9.4 TIM Channel Status and Control Registers.) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 169 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED 11.5 Interrupts The following TIM sources can generate interrupt requests: * TIM overflow flag (TOF) -- The TOF bit is set when the TIM counter value rolls over to $0000 after matching the value in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE, enables TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM status and control register. TIM channel flags (CH1F:CH0F) -- The CHxF bit is set when an input capture or output compare occurs on channel x. Channel x TIM CPU interrupt requests are controlled by the channel x interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests are enabled when CHxIE = 1. CHxF and CHxIE are in the TIM channel x status and control register. AGREEMENT * 11.6 Wait Mode The WAIT instruction puts the MCU in low-power-consumption standby mode. The TIM remains active after the execution of a WAIT instruction. In wait mode the TIM registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait mode. If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction. NON-DISCLOSURE 11.7 TIM During Break Interrupts A break interrupt stops the TIM counter. The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 8.8.3 Break Flag Control Register.) General Release Specification 170 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit. 11.8 I/O Signals Port E shares three of its pins with the TIM. PTE0/TCLK is an external clock input to the TIM prescaler. The two TIM channel I/O pins are PTE1/TCH0 and PTE2/TCH1. 11.8.1 TIM Clock Pin (PTE0/TCLK) PTE0/TCLK is an external clock input that can be the clock source for the TIM counter instead of the prescaled internal bus clock. Select the PTE0/TCLK input by writing logic 1s to the three prescaler select bits, PS[2:0]. (See 11.9.1 TIM Status and Control Register.) The minimum TCLK pulse width, TCLKLMIN or TCLKHMIN, is: 1 ------------------------------------ + t SU bus frequency The maximum TCLK frequency is: bus frequency / 2 PTE0/TCLK is available as a general-purpose I/O pin when not used as the TIM clock input. When the PTE0/TCLK pin is the TIM clock input, it is an input regardless of the state of the DDRE0 bit in data direction register E. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 171 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED 11.8.2 TIM Channel I/O Pins (PTE1/TCH0:PTE2/TCH1) Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. PTE1/TCH0 can be configured as buffered output compare or buffered PWM pins. 11.9 I/O Registers The following I/O registers control and monitor operation of the TIM: AGREEMENT * * * * * TIM status and control register (TSC) TIM control registers (TCNTH:TCNTL) TIM counter modulo registers (TMODH:TMODL) TIM channel status and control registers (TSC0 and TSC1) TIM channel registers (TCH0H:TCH0L and TCH1H:TCH1L) 11.9.1 TIM Status and Control Register The TIM status and control register: * * * * * Address: NON-DISCLOSURE Enables TIM overflow interrupts Flags TIM overflows Stops the TIM counter Resets the TIM counter Prescales the TIM counter clock $0010 Bit 7 6 TOIE 0 5 TSTOP 1 4 0 TRST 0 0 3 0 2 PS2 0 1 PS1 0 Bit 0 PS0 0 Read: Write: Reset: TOF 0 0 = Unimplemented Figure 11-4. TIM Status and Control Register (TSC) General Release Specification 172 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) TOF -- TIM Overflow Flag Bit This read/write flag is set when the TIM counter resets to $0000 after reaching the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a logic 0 to TOF. If another TIM overflow occurs before the clearing sequence is complete, then writing logic 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic 1 to TOF has no effect. 1 = TIM counter has reached modulo value. 0 = TIM counter has not reached modulo value. TOIE -- TIM Overflow Interrupt Enable Bit This read/write bit enables TIM overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit. 1 = TIM overflow interrupts enabled. 0 = TIM overflow interrupts disabled. TSTOP -- TIM Stop Bit This read/write bit stops the TIM counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIM counter until software clears the TSTOP bit. 1 = TIM counter stopped 0 = TIM counter active NOTE: Do not set the TSTOP bit before entering wait mode if the TIM is required to exit wait mode. TRST -- TIM Reset Bit Setting this write-only bit resets the TIM counter and the TIM prescaler. Setting TRST has no effect on any other registers. Counting resumes from $0000. TRST is cleared automatically after the TIM counter is reset and always reads as logic 0. Reset clears the TRST bit. 1 = Prescaler and TIM counter cleared 0 = No effect NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of $0000. General Release Specification Timer Interface Module (TIM) 173 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED PS[2:0] -- Prescaler Select Bits These read/write bits select either the PTE0/TCLK pin or one of the seven prescaler outputs as the input to the TIM counter as Table 11-1 shows. Reset clears the PS[2:0] bits. Table 11-1. Prescaler Selection PS[2:0] 000 TIM Clock Source Internal Bus Clock /1 Internal Bus Clock / 2 Internal Bus Clock / 4 Internal Bus Clock / 8 Internal Bus Clock / 16 Internal Bus Clock / 32 Internal Bus Clock / 64 PTE0/TCLK AGREEMENT 001 010 011 100 101 110 111 NON-DISCLOSURE General Release Specification 174 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) 11.9.2 TIM Counter Registers The two read-only TIM counter registers contain the high and low bytes of the value in the TIM counter. Reading the high byte (TCNTH) latches the contents of the low byte (TCNTL) into a buffer. Subsequent reads of TCNTH do not affect the latched TCNTL value until TCNTL is read. Reset clears the TIM counter registers. Setting the TIM reset bit (TRST) also clears the TIM counter registers. NOTE: TCNTH Address: $0012 Bit 7 6 Bit 14 5 Bit 13 4 Bit 12 3 Bit 11 2 Bit 10 1 Bit 9 Bit 0 Bit 8 Read: Write: Reset: Bit 15 0 0 0 0 0 0 0 0 TCNTL Address: $0013 Bit 7 6 Bit 6 5 Bit 5 4 Bit 4 3 Bit 3 2 Bit 2 1 Bit 1 Bit 0 Bit 0 Read: Write: Reset: Bit 7 0 0 0 0 0 0 0 0 = Unimplemented Figure 11-5. TIM Counter Registers (TCNTH:TCNTL) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 175 NON-DISCLOSURE AGREEMENT If you read TCNTH during a break interrupt, be sure to unlatch TCNTL by reading TCNTL before exiting the break interrupt. Otherwise, TCNTL retains the value latched during the break. REQUIRED Timer Interface Module (TIM) REQUIRED 11.9.3 TIM Counter Modulo Registers The read/write TIM modulo registers contain the modulo value for the TIM counter. When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from $0000 at the next clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIM counter modulo registers. TMODH Address: $0014 Bit 7 Read: Write: Reset: Bit 15 1 6 Bit 14 1 5 Bit 13 1 4 Bit 12 1 3 Bit 11 1 2 Bit 10 1 1 Bit 9 1 Bit 0 Bit 8 1 AGREEMENT TMODL Address: $0015 Bit 7 6 Bit 6 1 5 Bit 5 1 4 Bit 4 1 3 Bit 3 1 2 Bit 2 1 1 Bit 1 1 Bit 0 Bit 0 1 Read: Write: Bit 7 1 NON-DISCLOSURE Reset: Figure 11-6. TIM Counter Modulo Registers (TMODH:TMODL) NOTE: Reset the TIM counter before writing to the TIM counter modulo registers. General Release Specification 176 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) 11.9.4 TIM Channel Status and Control Registers Each of the TIM channel status and control registers does the following: * * * * * * * * TSC0 Flags input captures and output compares Enables input capture and output compare interrupts Selects input capture, output compare, or PWM operation Selects high, low, or toggling output on output compare Selects rising edge, falling edge, or any edge as the active input capture trigger Selects output toggling on TIM overflow Selects 100% PWM duty cycle Selects buffered or unbuffered output compare/PWM operation Address: $0016 Bit 7 6 CH0IE 0 5 MS0B 0 4 MS0A 0 3 ELS0B 0 2 ELS0A 0 1 TOV0 0 Bit 0 CH0MAX 0 Read: Write: Reset: CH0F 0 0 TSC1 Address: $0019 Bit 7 6 CH1IE 0 5 0 4 MS1A 0 3 ELS1B 0 2 ELS1A 0 1 TOV1 0 Bit 0 CH1MAX 0 Read: Write: Reset: CH1F 0 0 0 = Unimplemented Figure 11-7. TIM Channel Status and Control Registers (TSC0:TSC1) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 177 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED CHxF -- Channel x Flag Bit When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel x registers. When TIM CPU interrupt requests are enabled (CHxIE = 1), clear CHxF by reading the TIM channel x status and control register with CHxF set and then writing a logic 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing logic 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF. Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect. 1 = Input capture or output compare on channel x 0 = No input capture or output compare on channel x CHxIE -- Channel x Interrupt Enable Bit This read/write bit enables TIM CPU interrupt service requests on channel x. Reset clears the CHxIE bit. 1 = Channel x CPU interrupt requests enabled 0 = Channel x CPU interrupt requests disabled MSxB -- Mode Select Bit B This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIM channel 0 status and control register. Setting MS0B disables the channel 1 status and control register and reverts TCH1 to general-purpose I/O. Reset clears the MSxB bit. 1 = Buffered output compare/PWM operation enabled 0 = Buffered output compare/PWM operation disabled MSxA -- Mode Select Bit A When ELSxB:A 00, this read/write bit selects either input capture operation or unbuffered output compare/PWM operation. See Table 11-2. 1 = Unbuffered output compare/PWM operation 0 = Input capture operation NON-DISCLOSURE AGREEMENT General Release Specification 178 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) When ELSxB:A = 00, this read/write bit selects the initial output level of the TCHx pin. (See Table 11-2.). Reset clears the MSxA bit. 1 = Initial output level low 0 = Initial output level high NOTE: Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIM status and control register (TSC). ELSxB and ELSxA -- Edge/Level Select Bits When channel x is an output compare channel, ELSxB and ELSxA control the channel x output behavior when an output compare occurs. When ELSxB and ELSxA are both clear, channel x is not connected to port E, and pin PTEx/TCHx is available as a general-purpose I/O pin. Table 11-2 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits. Table 11-2. Mode, Edge, and Level Selection MSxB:MSxA X0 X1 00 00 00 01 01 01 1X 1X 1X ELSxB:ELSxA 00 00 01 10 11 01 10 11 01 10 11 Output Compare or PWM Buffered Output Compare or Buffered PWM Input Capture Mode Output Preset Configuration Pin under Port Control; Initial Output Level High Pin under Port Control; Initial Output Level Low Capture on Rising Edge Only Capture on Falling Edge Only Capture on Rising or Falling Edge Toggle Output on Compare Clear Output on Compare Set Output on Compare Toggle Output on Compare Clear Output on Compare Set Output on Compare MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 179 NON-DISCLOSURE AGREEMENT When channel x is an input capture channel, these read/write bits control the active edge-sensing logic on channel x. REQUIRED Timer Interface Module (TIM) REQUIRED NOTE: Before enabling a TIM channel register for input capture operation, make sure that the PTEx/TCHx pin is stable for at least two bus clocks. TOVx -- Toggle-On-Overflow Bit When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIM counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit. 1 = Channel x pin toggles on TIM counter overflow. 0 = Channel x pin does not toggle on TIM counter overflow. AGREEMENT NOTE: When TOVx is set, a TIM counter overflow takes precedence over a channel x output compare if both occur at the same time. CHxMAX -- Channel x Maximum Duty Cycle Bit When the TOVx bit is at logic 0, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100%. As Figure 11-8 shows, the CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared. NON-DISCLOSURE OVERFLOW PERIOD PTEx/TCHx OVERFLOW OVERFLOW OVERFLOW OVERFLOW OUTPUT COMPARE CHxMAX OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE Figure 11-8. CHxMAX Latency General Release Specification 180 Timer Interface Module (TIM) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) 11.9.5 TIM Channel Registers These read/write registers contain the captured TIM counter value of the input capture function or the output compare value of the output compare function. The state of the TIM channel registers after reset is unknown. In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read. In output compare mode (MSxB:MSxA 0:0), writing to the high byte of the TIM channel x registers (TCHxH) inhibits output compares until the low byte (TCHxL) is written. TCH0H Read: Write: Reset: TCH0L Read: Write: Reset: TCH1H Read: Write: Reset: TCH1L Read: Write: Reset: Address: Bit 7 Bit 7 $001B 6 Bit 6 5 Bit 5 4 Bit 4 3 Bit 3 2 Bit 2 1 Bit 1 Bit 0 Bit 0 Address: Bit 7 Bit 15 $001A 6 Bit 14 5 Bit 13 4 Bit 12 3 Bit 11 2 Bit 10 1 Bit 9 Bit 0 Bit 8 Address: Bit 7 Bit 7 $0018 6 Bit 6 5 Bit 5 4 Bit 4 3 Bit 3 2 Bit 2 1 Bit 1 Bit 0 Bit 0 Address: Bit 7 Bit 15 $0017 6 Bit 14 5 Bit 13 4 Bit 12 3 Bit 11 2 Bit 10 1 Bit 9 Bit 0 Bit 8 Indeterminate after Reset Indeterminate after Reset Indeterminate after Reset Indeterminate after Reset Figure 11-9. TIM Channel Registers (TCH0H/L:TCH1H/L) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Timer Interface Module (TIM) General Release Specification 181 NON-DISCLOSURE AGREEMENT REQUIRED Timer Interface Module (TIM) REQUIRED NON-DISCLOSURE General Release Specification 182 Timer Interface Module (TIM) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 12. Input/Output Ports (I/O) 12.1 Contents 12.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183 12.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185 12.3.1 Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185 12.3.2 Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . . 186 12.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 12.4.1 Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 12.4.2 Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . . 189 12.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191 12.5.1 Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191 12.5.2 Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . . 192 12.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194 12.6.1 Port D Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194 12.6.2 Data Direction Register D . . . . . . . . . . . . . . . . . . . . . . . . . 195 12.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197 12.7.1 Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197 12.7.2 Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . . 199 12.8 Port Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201 12.8.1 Port Option Control Register . . . . . . . . . . . . . . . . . . . . . . . 201 12.2 Introduction Thirty-nine bidirectional input-output (I/O) pins form five parallel ports. All I/O pins are programmable as inputs or outputs. NOTE: Connect any unused I/O pins to an appropriate logic level, either VDD or VSS. Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage. General Release Specification Input/Output Ports (I/O) 183 MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED Addr. $0000 Register Name Read: Port A Data Register Write: (PTA) Reset: Read: Port B Data Register Write: (PTB) Reset: Read: Port C Data Register Write: (PTC) Reset: Read: Port D Data Register Write: (PTD) Reset: Bit 7 PTA7 6 PTA6 5 PTA5 4 PTA4 3 PTA3 2 PTA2 1 PTA1 Bit 0 PTA0 Unaffected by Reset PTB7 PTB6 PTB5 PTB4 PTB3 PTB2 PTB1 PTB0 $0001 Unaffected by Reset PTC7 PTC6 PTC5 PTC4 PTC3 PTC2 PTC1 PTC0 AGREEMENT $0002 Unaffected by Reset PTD7 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 $0003 Unaffected by Reset DDRA6 0 DDRB6 0 DDRC6 0 DDRD6 0 PTE6 DDRA5 0 DDRB5 0 DDRC5 0 DDRD5 0 PTE5 DDRA4 0 DDRB4 0 DDRC4 0 DDRD4 0 PTE4 DDRA3 0 DDRB3 0 DDRC3 0 DDRD3 0 PTE3 DDRA2 0 DDRB2 0 DDRC2 0 DDRD2 0 PTE2 DDRA1 0 DDRB1 0 DDRC1 0 DDRD1 0 PTE1 DDRA0 0 DDRB0 0 DDRC0 0 DDRD0 0 PTE0 $0004 Read: DDRA7 Data Direction Register A Write: (DDRA) Reset: 0 Read: DDRB7 Data Direction Register B Write: (DDRB) Reset: 0 Read: DDRC7 0 NON-DISCLOSURE $0005 $0006 Data Direction Register C Write: (DDRC) Reset: $0007 Read: DDRD7 Data Direction Register D Write: (DDRD) Reset: 0 Read: Port E Data Register Write: (PTE) Reset: 0 $0008 Unaffected by Reset = Unimplemented Figure 12-1. I/O Port Register Summary General Release Specification 184 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) Addr. Register Name Read: Data Direction Register E Write: (DDRE) Read: Port Option Control Register Write: (POC) Reset: Bit 7 0 0 0 0 6 DDRE6 0 0 0 5 DDRE5 0 LDD 1 4 DDRE4 0 0 0 3 DDRE3 0 0 0 2 DDRE2 0 PCP 0 1 DDRE1 0 PBP 0 Bit 0 DDRE0 0 PAP 0 $000C $000F = Unimplemented Figure 12-1. I/O Port Register Summary (Continued) 12.3 Port A Port A is an 8-bit general-purpose bidirectional I/O port with software configurable pullups. 12.3.1 Port A Data Register The port A data register contains a data latch for each of the eight port A pins. Address: Read: Write: Reset: $0000 Bit 7 PTA7 6 PTA6 5 PTA5 4 PTA4 3 PTA3 2 PTA2 1 PTA1 Bit 0 PTA0 Unaffected by Reset Figure 12-2. Port A Data Register (PTA) PTA[7:0] -- Port A Data Bits These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data. The port A pullup enable bit, PAP, in the port option control register (POC) enables pullups on port A pins if the respective pin is configured as an input. (See 12.8 Port Options.) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 185 NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED 12.3.2 Data Direction Register A Data direction register A determines whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer. Address: $0004 Bit 7 Read: DDRA7 0 6 DDRA6 0 5 DDRA5 0 4 DDRA4 0 3 DDRA3 0 2 DDRA2 0 1 DDRA1 0 Bit 0 DDRA0 0 AGREEMENT Write: Reset: Figure 12-3. Data Direction Register A (DDRA) DDRA[7:0] -- Data Direction Register A Bits These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all port A pins as inputs. 1 = Corresponding port A pin configured as output 0 = Corresponding port A pin configured as input NOTE: NON-DISCLOSURE Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1. Figure 12-4 shows the port A I/O logic. READ DDRA ($0004) WRITE DDRA ($0004) INTERNAL DATA BUS RESET WRITE PTA ($0000) DDRAx PTAx PTAx READ PTA ($0000) Figure 12-4. Port A I/O Circuit General Release Specification 186 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) Table 12-1. Port A Pin Functions DDRA Bit 0 1 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. PTA Bit X(1) X I/O Pin Mode Input, Hi-Z(2) Output Accesses to DDRA Read/Write DDRA[7:0] DDRA[7:0] Accesses to PTA Read Pin PTA[7:0] Write PTA[7:0] MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 187 NON-DISCLOSURE AGREEMENT PTA[7:0](3) REQUIRED When bit DDRAx is a logic 1, reading address $0000 reads the PTAx data latch. When bit DDRAx is a logic 0, reading address $0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-1 summarizes the operation of the port A pins. Input/Output Ports (I/O) REQUIRED 12.4 Port B Port B is an 8-bit general-purpose bidirectional I/O port with software configurable pullups. 12.4.1 Port B Data Register The port B data register contains a data latch for each of the eight port B pins. Address: $0001 Bit 7 Read: Write: Reset: PTB7 6 PTB6 5 PTB5 4 PTB4 3 PTB3 2 PTB2 1 PTB1 Bit 0 PTB0 AGREEMENT Unaffected by Reset Figure 12-5. Port B Data Register (PTB) PTB[7:0] -- Port B Data Bits These read/write bits are software-programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data. The port B pullup enable bit, PBP, in the port option control register (POC) enables pullups on port B pins if the respective pin is configured as an input. (See 12.8 Port Options.) NON-DISCLOSURE General Release Specification 188 MC68HC708KL8 -- Rev. 2.1 Input/Output Ports (I/O) Freescale Semiconductor Input/Output Ports (I/O) 12.4.2 Data Direction Register B Data direction register B determines whether each port B pin is an input or an output. Writing a logic 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer. Address: $0005 Bit 7 Read: Write: Reset: DDRB7 0 6 DDRB6 0 5 DDRB5 0 4 DDRB4 0 3 DDRB3 0 2 DDRB2 0 1 DDRB1 0 Bit 0 DDRB0 0 Figure 12-6. Data Direction Register B (DDRB) DDRB[7:0] -- Data Direction Register B Bits These read/write bits control port B data direction. Reset clears DDRB[7:0], configuring all port B pins as inputs. 1 = Corresponding port B pin configured as output 0 = Corresponding port B pin configured as input NOTE: Figure 12-7 shows the port B I/O logic. READ DDRB ($0005) WRITE DDRB ($0005) INTERNAL DATA BUS RESET WRITE PTB ($0001) DDRBx PTBx PTBx READ PTB ($0001) Figure 12-7. Port B I/O Circuit MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 189 NON-DISCLOSURE Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1. AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED When bit DDRBx is a logic 1, reading address $0001 reads the PTBx data latch. When bit DDRBx is a logic 0, reading address $0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-2 summarizes the operation of the port B pins.NOTES Table 12-2. Port B Pin Functions DDRB Bit PTB Bit X(1) X I/O Pin Mode Input, Hi-Z(2) Output Accesses to DDRB Read/Write 0 1 DDRB[7:0] DDRB[7:0] Accesses to PTB Read Pin PTB[7:0] Write PTB[7:0](3) PTB[7:0] AGREEMENT 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. NON-DISCLOSURE General Release Specification 190 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) 12.5 Port C Port C is an 8-bit general-purpose bidirectional I/O port with software configurable pullups and current drive options. 12.5.1 Port C Data Register The port C data register contains a data latch for each of the eight port C pins. Address: $0002 Bit 7 Read: Write: Reset: PTC7 6 PTC6 5 PTC5 4 PTC4 3 PTC3 2 PTC2 1 PTC1 Bit 0 PTC0 Unaffected by Reset Figure 12-8. Port C Data Register (PTC) PTC[7:0] -- Port C Data Bits These read/write bits are software-programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data. The LED direct drive bit, LDD, in the port option control register (POC) controls the drive options for port C. The port C pullup enable bit, PCP, in the port option control register (POC) enables pullups on PTC[7:0] if the respective pin is configured as an input. (See 12.8 Port Options.) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 191 NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED 12.5.2 Data Direction Register C Data direction register C determines whether each port C pin is an input or an output. Writing a logic 1 to a DDRC bit enables the output buffer for the corresponding port C pin; a logic 0 disables the output buffer. Address: $0006 Bit 7 Read: DDRC7 0 6 DDRC6 0 5 DDRC5 0 4 DDRC4 0 3 DDRC3 0 2 DDRC2 0 1 DDRC1 0 Bit 0 DDRC0 0 AGREEMENT Write: Reset: Figure 12-9. Data Direction Register C (DDRC) DDRC[7:0] -- Data Direction Register C Bits These read/write bits control port C data direction. Reset clears DDRC[7:0], configuring all port C pins as inputs. 1 = Corresponding port C pin configured as output 0 = Corresponding port C pin configured as input NOTE: NON-DISCLOSURE Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1. Figure 12-10 shows the port C I/O logic. READ DDRC ($0006) WRITE DDRC ($0006) INTERNAL DATA BUS RESET WRITE PTC ($0002) DDRCx PTCx PTCx READ PTC ($0002) Figure 12-10. Port C I/O Circuit General Release Specification 192 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) When bit DDRCx is a logic 1, reading address $0002 reads the PTCx data latch. When bit DDRCx is a logic 0, reading address $0002 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-3 summarizes the operation of the port C pins. Table 12-3. Port C Pin Functions DDRC Bit 0 1 PTC Bit X(1) X I/O Pin Mode Input, Hi-Z(2) Output Accesses to DDRC Read/Write DDRC[7:0] DDRC[7:0] Accesses to PTC Read Pin PTC[7:0] Write PTC[7:0](3) PTC[7:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 193 NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED 12.6 Port D Port D is an 8-bit general-purpose bidirectional I/O port that shares its pins with the keyboard interrupt module (KBI). 12.6.1 Port D Data Register The port D data register contains a data latch for each of the eight port D pins. Address: $0003 Bit 7 Read: Write: Reset: PTD7 6 PTD6 5 PTD5 4 PTD4 3 PTD3 2 PTD2 1 PTD1 Bit 0 PTD0 AGREEMENT Unaffected by Reset Figure 12-11. Port D Data Register (PTD) PTD[7:0] -- Port D Data Bits These read/write bits are software programmable. Data direction of each port D pin is under control of the corresponding bit in data direction register D. Reset has no effect on port D data. The keyboard interrupt enable bits, KBIE7-KBIE0, in the keyboard interrupt control register (KBICR), enable the port D pins as external interrupt pins. (See Section 15. Keyboard Interrupt Module (KBI).) NON-DISCLOSURE General Release Specification 194 MC68HC708KL8 -- Rev. 2.1 Input/Output Ports (I/O) Freescale Semiconductor Input/Output Ports (I/O) 12.6.2 Data Direction Register D Data direction register D determines whether each port D pin is an input or an output. Writing a logic 1 to a DDRD bit enables the output buffer for the corresponding port D pin; a logic 0 disables the output buffer. Address: $0007 Bit 7 Read: Write: Reset: DDRD7 0 6 DDRD6 0 5 DDRD5 0 4 DDRD4 0 3 DDRD3 0 2 DDRD2 0 1 DDRD1 0 Bit 0 DDRD0 0 Figure 12-12. Data Direction Register D (DDRD) DDRD[7:0] -- Data Direction Register D Bits These read/write bits control port D data direction. Reset clears DDRD[7:0], configuring all port D pins as inputs. 1 = Corresponding port D pin configured as output 0 = Corresponding port D pin configured as input NOTE: Figure 12-13 shows the port D I/O circuit logic. READ DDRD ($0007) WRITE DDRD ($0007) INTERNAL DATA BUS RESET WRITE PTD ($0003) DDRDx PTDx PTDx READ PTD ($0003) Figure 12-13. Port D I/O Circuit MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 195 NON-DISCLOSURE Avoid glitches on port D pins by writing to the port D data register before changing data direction register D bits from 0 to 1. AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED When bit DDRDx is a logic 1, reading address $0003 reads the PTDx data latch. When bit DDRDx is a logic 0, reading address $0003 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-4 summarizes the operation of the port D pins. Table 12-4. Port D Pin Functions DDRD Bit 0 1 PTD Bit X(1) X I/O Pin Mode Input, Hi-Z(2) Output Accesses to DDRD Read/Write DDRD[7:0] DDRD[7:0] Accesses to PTD Read Pin PTD[7:0] Write PTD[7:0](3) PTD[7:0] AGREEMENT 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. NON-DISCLOSURE General Release Specification 196 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) 12.7 Port E Port E is a 7-bit special function port that shares three of its pins with the timer interface module (TIM). 12.7.1 Port E Data Register The port E data register contains a data latch for each of the seven port E pins. Address: $0008 Bit 7 Read: Write: Reset: = Unimplemented Alternate Function: TCH1 TCH0 TCLK 0 6 PTE6 5 PTE5 4 PTE4 3 PTE3 2 PTE2 1 PTE1 Bit 0 PTE0 Unaffected by Reset Figure 12-14. Port E Data Register (PTE) PTE[6:0] -- Port E Data Bits PTE[6:0] are read/write, software-programmable bits. Data direction of each port E pin is under the control of the corresponding bit in data direction register E. TCH1-TCH0 -- Timer Channel I/O Bits The PE2/TCH1-PE1/TCH0 pins are the TIM input capture/output compare pins. The edge/level select bits, ELSxB and ELSxA, determine whether the PE2/TCH1-PE1/TCH0 pins are timer channel I/O pins or general-purpose I/O pins. (See Section 11. Timer Interface Module (TIM).) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 197 NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED NOTE: Data direction register E (DDRE) does not affect the data direction of port E pins that are being used by the TIM. However, the DDRE bits always determine whether reading port E returns the states of the latches or the states of the pins. TCLK -- Timer Clock Input The PE0/TCLK pin is the external clock input for the TIM. The prescaler select bits, PS2-PS0, selects PE0/TCLK as the TIM clock input. When not selected as the TIM clock, PE0/TCLK is available for general purpose I/O. (See Section 11. Timer Interface Module (TIM).) NON-DISCLOSURE General Release Specification 198 Input/Output Ports (I/O) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) 12.7.2 Data Direction Register E Data direction register E determines whether each port E pin is an input or an output. Writing a logic 1 to a DDRE bit enables the output buffer for the corresponding port E pin; a logic 0 disables the output buffer. Address: $000C Bit 7 Read: Write: Reset: 0 6 DDRE6 0 5 DDRE5 0 4 DDRE4 0 3 DDRE3 0 2 DDRE2 0 1 DDRE1 0 Bit 0 DDRE0 0 0 = Unimplemented Figure 12-15. Data Direction Register E (DDRE) DDRE[6:0] -- Data Direction Register E Bits These read/write bits control port E data direction. Reset clears DDRE[6:0], configuring all port E pins as inputs. 1 = Corresponding port E pin configured as output 0 = Corresponding port E pin configured as input Figure 12-16 shows the port E I/O circuit logic. READ DDRE ($000C) WRITE DDRE ($000C) INTERNAL DATA BUS RESET WRITE PTE ($0008) DDREx PTEx PTEx READ PTE ($0008) Figure 12-16. Port E I/O Circuit MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 199 NON-DISCLOSURE NOTE: Avoid glitches on port E pins by writing to the port E data register before changing data direction register E bits from 0 to 1. AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED When bit DDREx is a logic 1, reading address $0008 reads the PTEx data latch. When bit DDREx is a logic 0, reading address $0008 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-3 summarizes the operation of the port E pins. Table 12-5. Port E Pin Functions DDRE Bit 0 1 PTE Bit X(1) X I/O Pin Mode Input, Hi-Z(2) Output Accesse to DDRE Read/Write DDRE[6:0] DDRE[6:0] Accesses to PTE Read Pin PTE[6:0] Write PTE[6:0](3) PTE[6:0] AGREEMENT 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. NON-DISCLOSURE General Release Specification 200 Input/Output Ports (I/O) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) 12.8 Port Options All pins of port A, port B, and port C have programmable pullup resistors. Port C also has LED drive capability. 12.8.1 Port Option Control Register The pullup option for each port is controlled by one bit in the port option control register. One bit controls the LED drive configuration on port C. Address: $000F Bit 7 Read: Write: Reset: 0 0 6 0 5 LDD 1 4 0 3 0 2 PCP 0 1 PBP 0 Bit 0 PAP 0 0 0 0 = Unimplemented Figure 12-17. Port Option Control Register (POC) LDD -- LED Direct Drive Control This read/write bit controls the output current capability of port C. When set, the port C pins have current limiting ability so that an LED can be connected directly between the port pin and VDD or VSS without the need of a series resistor. 1 = When respective port is configured as an output, make port C become current, limiting 3 mA source/10 mA sink port pins. 0 = Configure port C to become standard I/O port pins. PCP -- Port C Pullup Enable This read/write bit controls the pullup option for port C[7:0] if its respective port pin is configured as an input. 1 = Configure port C to have internal pullups. 0 = Disconnect port C internal pullups. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Input/Output Ports (I/O) General Release Specification 201 NON-DISCLOSURE AGREEMENT REQUIRED Input/Output Ports (I/O) REQUIRED PBP -- Port B Pullup Enable This read/write bit controls the pullup option for the eight bits of port B if its respective port pin is configured as an input. 1 = Configure port B to have internal pullups. 0 = Disconnect port B internal pullups. PAP -- Port A Pullup Enable This read/write bit controls the pullup option for the eight bits of port A if its respective port pin is configured as an input. 1 = Configure port A to have internal pullups. 0 = Disconnect port A internal pullups. NON-DISCLOSURE General Release Specification 202 Input/Output Ports (I/O) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 13. Computer Operating Properly (COP) 13.1 Contents 13.2 13.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 13.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.1 CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.2 STOP Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 13.4.3 COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.4 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.5 Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.6 Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 13.4.7 COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206 13.4.8 COPRS (COP Rate Select). . . . . . . . . . . . . . . . . . . . . . . . 206 13.5 13.6 13.7 COP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207 13.8 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 13.8.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207 13.8.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208 13.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . . 208 13.2 Introduction This COP module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Computer Operating Properly (COP) General Release Specification 203 NON-DISCLOSURE AGREEMENT REQUIRED Computer Operating Properly (COP) REQUIRED 13.3 Functional Description Figure 13-1 shows the structure of the COP module. SIM CGMXCLK 12-BIT COP PRESCALER CLEAR ALL STAGES CLEAR STAGES 5-12 SIM RESET CIRCUIT RESET STATUS REGISTER AGREEMENT STOP INSTRUCTION INTERNAL RESET SOURCES(1) RESET VECTOR FETCH COPCTL WRITE COP CLOCK COP MODULE 6-BIT COP COUNTER COPEN (FROM SIM) COP DISABLE (FROM CONFIG) RESET COPCTL WRITE COP TIMEOUT PERIOD (FROM CONFIG) NOTE: 1. See Section 8. System Integration Module (SIM) for more details. CLEAR COP COUNTER NON-DISCLOSURE Figure 13-1. COP Block Diagram Addr. Register Name Read: COP Control Register (COPCTL) Bit 7 6 5 COP TIMEOUT 4 3 2 1 Bit 0 Low Byte of Reset Vector Writing Clears COP Counter (Any Value) Unaffected by Reset $FFFF Write: Reset: Figure 13-2. COP I/O Register Summary General Release Specification 204 Computer Operating Properly (COP) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Computer Operating Properly (COP) The COP counter is a free-running 6-bit counter preceded by a 12-bit prescaler counter. If not cleared by software, the COP counter overflows and generates an asynchronous reset after 218 - 24 or 213 - 24 CGMXCLK cycles, depending on the state of the COP rate select bit, COPRS in the configuration register. When COPRS = 0, a 4.9152-MHz crystal gives a COP timeout period is 53.3 ms. Writing any value to location $FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and stages 12 through 5 of the SIM counter. NOTE: A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the COP bit in the reset status register (RSR). In monitor mode, the COP is disabled if the RST pin or the IRQ1/VPP is held at VTST. During the break state, VTST on the RST pin disables the COP. NOTE: 13.4 I/O Signals The following paragraphs describe the signals shown in Figure 13-1. 13.4.1 CGMXCLK CGMXCLK is the crystal oscillator output signal. CGMXCLK frequency is equal to the crystal frequency. 13.4.2 STOP Instruction The STOP instruction clears the COP prescaler. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Computer Operating Properly (COP) General Release Specification 205 NON-DISCLOSURE Place COP clearing instructions in the main program and not in an interrupt subroutine. Such an interrupt subroutine could keep the COP from generating a reset even while the main program is not working properly. AGREEMENT Service the COP immediately after reset and before entering or after exiting stop mode to guarantee the maximum time before the first COP counter overflow. REQUIRED Computer Operating Properly (COP) REQUIRED 13.4.3 COPCTL Write Writing any value to the COP control register (COPCTL) (see 13.5 COP Control Register) clears the COP counter and clears bits 12 through 4 of the SIM counter. Reading the COP control register returns the low byte of the reset vector. 13.4.4 Power-On Reset The power-on reset (POR) circuit in the SIM clears the COP prescaler 4096 OSCXCLK cycles after power-up. AGREEMENT 13.4.5 Internal Reset An internal reset clears the SIM counter and the COP counter. 13.4.6 Reset Vector Fetch A reset vector fetch occurs when the vector address appears on the data bus. A reset vector fetch clears the COP prescaler. NON-DISCLOSURE 13.4.7 COPD (COP Disable) The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register (CONFIG). (See Section 5. Configuration Register (CONFIG).) 13.4.8 COPRS (COP Rate Select) The COPRS signal reflects the state of the COP rate select bit (COPRS) in the configuration register (CONFIG). General Release Specification 206 Computer Operating Properly (COP) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Computer Operating Properly (COP) 13.5 COP Control Register The COP control register is located at address $FFFF and overlaps the reset vector. Writing any value to $FFFF clears the COP counter and starts a new timeout period. Reading location $FFFF returns the low byte of the reset vector. $FFFF Read: Write: Reset: Bit 7 6 5 4 3 2 1 Bit 0 Low Byte of Reset Vector Unaffected by Reset Figure 13-3. COP Control Register (COPCTL) 13.6 Interrupts The COP does not generate CPU interrupt requests. 13.7 Monitor Mode The COP is disabled in monitor mode when VTST is present on the IRQ1/VPP pin or on the RST pin. 13.8 Low-Power Modes The WAIT and STOP instructions put the MCU in low-power consumption standby modes. 13.8.1 Wait Mode The COP remains active during wait mode. To prevent a COP reset during wait mode, periodically clear the COP counter in a CPU interrupt routine. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Computer Operating Properly (COP) General Release Specification 207 NON-DISCLOSURE AGREEMENT Clear COP Counter REQUIRED Computer Operating Properly (COP) REQUIRED 13.8.2 Stop Mode Stop mode turns off the CGMXCLK input to the COP and clears the COP prescaler. Service the COP immediately before entering or after exiting stop mode to ensure a full COP timeout period after entering or exiting stop mode. The STOP bit in the configuration register (CONFIG) enables the STOP instruction. To prevent inadvertently turning off the COP with a STOP instruction, disable the STOP instruction by clearing the STOP bit. AGREEMENT 13.9 COP Module During Break Mode The COP is disabled during a break interrupt when VTST is present on the RST pin. NON-DISCLOSURE General Release Specification 208 Computer Operating Properly (COP) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 14. External Interrupt (IRQ) 14.1 Contents 14.2 14.3 14.4 14.5 14.6 14.7 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 IRQ1/VPP Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .213 IRQ Module During Break Interrupts . . . . . . . . . . . . . . . . . . . 214 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . . 215 14.2 Introduction The IRQ module provides an external interrupt input. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) General Release Specification 209 NON-DISCLOSURE AGREEMENT REQUIRED External Interrupt (IRQ) REQUIRED 14.3 Features Features of the IRQ module include: * * * * * * A Dedicated External Interrupt Pin, IRQ1/VPP IRQ1 Interrupt Control Bits Hysteresis Buffer Programmable Edge-Only or Edge and Level Interrupt Sensitivity Automatic Interrupt Acknowledge IRQ1/VPP Pin Includes Internal Pullup Resistor AGREEMENT 14.4 Functional Description A logic 0 applied to the external interrupt pin can latch a CPU interrupt request. Figure 14-1 shows the structure of the IRQ module. Interrupt signals on the IRQ1/VPP pin are latched into the IRQ1 latch. An interrupt latch remains set until one of the following actions occurs: * Vector fetch -- A vector fetch automatically generates an interrupt acknowledge signal that clears the IRQ latch. Software clear -- Software can clear the interrupt latch by writing to the acknowledge bit in the interrupt status and control register (ISCR). Writing a logic 1 to the ACK1 bit clears the IRQ1 latch. Reset -- A reset automatically clears the interrupt latch. NON-DISCLOSURE * * The external interrupt pin is falling-edge-triggered and is softwareconfigurable to be either falling-edge or low-level-triggered. The MODE1 bit in the ISCR controls the triggering sensitivity of the IRQ1/VPP pin. When the interrupt pin is edge-triggered only, the CPU interrupt request remains set until a vector fetch, software clear, or reset occurs. General Release Specification 210 External Interrupt (IRQ) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) When the interrupt pin is both falling-edge and low-level-triggered, the CPU interrupt request remains set until both of the following occur: * * Vector fetch or software clear Return of the interrupt pin to logic 1 The vector fetch or software clear may occur before or after the interrupt pin returns to logic 1. As long as the pin is low, the interrupt request remains pending. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low. When set, the IMASK1 bit in the ISCR mask all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the IMASK1 bit is clear. NOTE: The interrupt mask (I) in the condition code register (CCR) masks all interrupt requests, including external interrupt requests. (See 8.6 Exception Control.) ACK1 RESET INTERNAL ADDRESS BUS VECTOR FETCH DECODER VDD INTERNAL PULLUP DEVICE VDD D CLR Q SYNCHRONIZER IRQF1 IRQ1 INTERRUPT REQUEST IRQ1/VPP CK IRQ1 FF IMASK1 MODE1 HIGH VOLTAGE DETECT TO MODE SELECT LOGIC Figure 14-1. IRQ Module Block Diagram MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) General Release Specification 211 NON-DISCLOSURE TO CPU FOR BIL/BIH INSTRUCTIONS AGREEMENT REQUIRED External Interrupt (IRQ) REQUIRED Addr. Register Name Read: Bit 7 0 6 0 5 0 4 0 3 IRQF1 2 0 ACK1 1 Bit 0 $001E IRQ Status and Control Register Write: (ISCR) Reset : IMASK1 MODE1 0 0 0 0 0 0 0 0 = Unimplemented Figure 14-2. IRQ I/O Register Summary NON-DISCLOSURE General Release Specification 212 External Interrupt (IRQ) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) 14.5 IRQ1/VPP Pin A logic 0 on the IRQ1/VPP pin can latch an interrupt request into the IRQ1 latch. A vector fetch, software clear, or reset clears the IRQ1 latch. If the MODE1 bit is set, the IRQ1/VPP pin is both falling-edge-sensitive and low-level-sensitive. With MODE1 set, both of the following actions must occur to clear IRQ1: * Vector fetch or software clear -- A vector fetch generates an interrupt acknowledge signal to clear the latch. Software may generate the interrupt acknowledge signal by writing a logic 1 to the ACK1 bit in the interrupt status and control register (ISCR). The ACK1 bit is useful in applications that poll the IRQ1/VPP pin and require software to clear the IRQ1 latch. Writing to the ACK1 bit prior to leaving an interrupt service routine can also prevent spurious interrupts due to noise. Setting ACK1 does not affect subsequent transitions on the IRQ1/VPP pin. A falling edge that occurs after writing to the ACK1 bit latches another interrupt request. If the IRQ1 mask bit, IMASK1, is clear, the CPU loads the program counter with the vector address at locations $FFFA and $FFFB. Return of the IRQ1/VPP pin to logic 1 -- As long as the IRQ1/VPP pin is at logic 0, IRQ1 remains active. The vector fetch or software clear and the return of the IRQ1/VPP pin to logic 1 may occur in any order. The interrupt request remains pending as long as the IRQ1/VPP pin is at logic 0. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low. If the MODE1 bit is clear, the IRQ1/VPP pin is falling-edge-sensitive only. With MODE1 clear, a vector fetch or software clear immediately clears the IRQ1 latch. The IRQF1 bit in the ISCR register can be used to check for pending interrupts. The IRQF1 bit is not affected by the IMASK1 bit, which makes it useful in applications where polling is preferred. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) General Release Specification 213 NON-DISCLOSURE * AGREEMENT REQUIRED External Interrupt (IRQ) REQUIRED Use the BIH or BIL instruction to read the logic level on the IRQ1/VPP pin. NOTE: When using the level-sensitive interrupt trigger, avoid false interrupts by masking interrupt requests in the interrupt routine. 14.6 IRQ Module During Break Interrupts The system integration module (SIM) controls whether the IRQ1 latch can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear the latches during the break state. (See Section 8. System Integration Module (SIM).) To allow software to clear the IRQ1 latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state. To protect the latches during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the ACK1 bit in the IRQ status and control register during the break state has no effect on the IRQ latch. NON-DISCLOSURE General Release Specification 214 External Interrupt (IRQ) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) 14.7 IRQ Status and Control Register The IRQ status and control register (ISCR) controls and monitors operation of the IRQ module. The ISCR has the following functions: * * * * Address: Shows the state of the IRQ1 flag Clears the IRQ1 latch Masks IRQ1 and interrupt request Controls triggering sensitivity of the IRQ1/VPP interrupt pin $001E Bit 7 6 0 5 0 4 0 3 IRQF1 2 0 ACK1 0 0 0 0 0 0 1 IMASK1 0 Bit 0 MODE1 0 Read: Write: Reset: 0 = Unimplemented Figure 14-3. IRQ Status and Control Register (ISCR) IRQF1 -- IRQ1 Flag This read-only status bit is high when the IRQ1 interrupt is pending. 1 = IRQ1 interrupt pending 0 = IRQ1 interrupt not pending ACK1 -- IRQ1 Interrupt Request Acknowledge Bit Writing a logic 1 to this write-only bit clears the IRQ1 latch. ACK1 always reads as logic 0. Reset clears ACK1. IMASK1 -- IRQ1 Interrupt Mask Bit Writing a logic 1 to this read/write bit disables IRQ1 interrupt requests. Reset clears IMASK1. 1 = IRQ1 interrupt requests disabled 0 = IRQ1 interrupt requests enabled MODE1 -- IRQ1 Edge/Level Select Bit This read/write bit controls the triggering sensitivity of the IRQ1/VPP pin. Reset clears MODE1. 1 = IRQ1/VPP interrupt requests on falling edges and low levels 0 = IRQ1/VPP interrupt requests on falling edges only MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor External Interrupt (IRQ) General Release Specification 215 NON-DISCLOSURE AGREEMENT REQUIRED External Interrupt (IRQ) REQUIRED NON-DISCLOSURE General Release Specification 216 External Interrupt (IRQ) AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 15. Keyboard Interrupt Module (KBI) 15.1 Contents 15.2 15.3 15.4 15.5 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219 Keyboard Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220 15.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221 15.7 Keyboard Module During Break Interrupts . . . . . . . . . . . . . . . 222 15.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222 15.8.1 Keyboard Status and Control Register . . . . . . . . . . . . . . . 222 15.8.2 Keyboard Interrupt Enable Register . . . . . . . . . . . . . . . . . 224 15.2 Introduction The keyboard module provides eight independently maskable external interrupts. 15.3 Features Features of the keyboard interrupt module (KBI) include: * * * * MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) Eight Keyboard Interrupt Pins with Separate Keyboard Interrupt Enable Bits and One Keyboard Interrupt Mask Hysteresis Buffers Programmable Edge-Only or Edge- and Level-Interrupt Sensitivity Exit from Low-Power Modes General Release Specification 217 NON-DISCLOSURE AGREEMENT REQUIRED Keyboard Interrupt Module (KBI) REQUIRED INTERNAL BUS KBD0 TO PULLUP ENABLE KB0IE KBD7 . . . VDD D CLR Q ACKK RESET VECTOR FETCH DECODER KEYF SYNCHRONIZER KEYBOARD INTERRUPT REQUEST CK KEYBOARD INTERRUPT FF MODEK IMASKK AGREEMENT TO PULLUP ENABLE KB7IE Figure 15-1. Keyboard Module Block Diagram Addr. Register Name Read: Keyboard Status and Control Write: Register (KBSCR) Reset: Read: Bit 7 0 6 0 5 0 4 0 3 KEYF 2 0 ACKK 1 IMASKK 0 Bit 0 MODEK 0 $000D NON-DISCLOSURE 0 0 0 0 0 0 $000E Keyboard Interrupt Enable Write: Register (KBIER) Reset: KBIE7 0 KBIE6 0 KBIE5 0 KBIE4 0 KBIE3 0 KBIE2 0 KBIE1 0 KBIE0 0 = Unimplemented Figure 15-2. I/O Register Summary General Release Specification 218 Keyboard Interrupt Module (KBI) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) 15.4 Functional Description Writing to the KBIE7-KBIE0 bits in the keyboard interrupt enable register independently enables or disables each port D pin as a keyboard interrupt pin. Enabling a keyboard interrupt pin also enables its internal pullup device. A logic 0 applied to an enabled keyboard interrupt pin latches a keyboard interrupt request. A keyboard interrupt is latched when one or more keyboard pins goes low after all were high. The MODEK bit in the keyboard status and control register controls the triggering mode of the keyboard interrupt. * If the keyboard interrupt is edge-sensitive only, a falling edge on a keyboard pin does not latch an interrupt request if another keyboard pin is already low. To prevent losing an interrupt request on one pin because another pin is still low, software can disable the latter pin while it is low. If the keyboard interrupt is falling edge- and low level-sensitive, an interrupt request is present as long as any keyboard pin is low. * If the MODEK bit is set, the keyboard interrupt pins are both falling edgeand low level-sensitive, and both of the following actions must occur to clear a keyboard interrupt request: * Vector fetch or software clear -- A vector fetch generates an interrupt acknowledge signal to clear the interrupt request. Software may generate the interrupt acknowledge signal by writing a logic 1 to the ACKK bit in the keyboard status and control register (KBSCR). The ACKK bit is useful in applications that poll the keyboard interrupt pins and require software to clear the keyboard interrupt request. Writing to the ACKK bit prior to leaving an interrupt service routine also can prevent spurious interrupts due to noise. Setting ACKK does not affect subsequent transitions on the keyboard interrupt pins. A falling edge that occurs after writing to the ACKK bit latches another interrupt request. If the keyboard interrupt mask bit, IMASKK, is clear, the CPU loads the program counter with the vector address at locations $FFF0 and $FFF1. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) General Release Specification 219 NON-DISCLOSURE AGREEMENT REQUIRED Keyboard Interrupt Module (KBI) REQUIRED * Return of all enabled keyboard interrupt pins to logic 1 -- As long as any enabled keyboard interrupt pin is at logic 0, the keyboard interrupt remains set. The vector fetch or software clear and the return of all enabled keyboard interrupt pins to logic 1 may occur in any order. If the MODEK bit is clear, the keyboard interrupt pin is falling-edgesensitive only. With MODEK clear, a vector fetch or software clear immediately clears the keyboard interrupt request. Reset clears the keyboard interrupt request and the MODEK bit, clearing the interrupt request even if a keyboard interrupt pin stays at logic 0. The keyboard flag bit (KEYF) in the keyboard status and control register can be used to see if a pending interrupt exists. The KEYF bit is not affected by the keyboard interrupt mask bit (IMASKK) which makes it useful in applications where polling is preferred. To determine the logic level on a keyboard interrupt pin, use the data direction register to configure the pin as an input and read the data register. AGREEMENT NOTE: NON-DISCLOSURE Setting a keyboard interrupt enable bit (KBIEx) forces the corresponding keyboard interrupt pin to be an input, overriding the data direction register. However, the data direction register bit must be a logic 0 for software to read the pin. 15.5 Keyboard Initialization When a keyboard interrupt pin is enabled, it takes time for the internal pullup to reach a logic 1. Therefore, a false interrupt can occur as soon as the pin is enabled. To prevent a false interrupt on keyboard initialization: 1. Mask keyboard interrupts by setting the IMASKK bit in the keyboard status and control register. 2. Enable the KBI pins by setting the appropriate KBIEx bits in the keyboard interrupt enable register. General Release Specification 220 Keyboard Interrupt Module (KBI) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) 3. Write to the ACKK bit in the keyboard status and control register to clear any false interrupts. 4. Clear the IMASKK bit. An interrupt signal on an edge-triggered pin can be acknowledged immediately after enabling the pin. An interrupt signal on an edge- and level-triggered interrupt pin must be acknowledged after a delay that depends on the external load. Another way to avoid a false interrupt: 1. Configure the keyboard pins as outputs by setting the appropriate DDRD bits in data direction register D. 2. Write logic 1s to the appropriate port D data register bits. 3. Enable the KBI pins by setting the appropriate KBIEx bits in the keyboard interrupt enable register. 15.6 Low-Power Modes The WAIT and STOP instructions put the MCU in low-power-consumption standby modes. 15.6.1 Wait Mode The keyboard module remains active in wait mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of wait mode. 15.6.2 Stop Mode The keyboard module remains active in stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) General Release Specification 221 NON-DISCLOSURE AGREEMENT REQUIRED Keyboard Interrupt Module (KBI) REQUIRED 15.7 Keyboard Module During Break Interrupts The system integration module (SIM) controls whether the keyboard interrupt latch cam be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. To allow software to clear the keyboard interrupt latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state. To protect the latch during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the keyboard acknowledge bit (ACKK) in the keyboard status and control register during the break state has no effect. (See 15.8.1 Keyboard Status and Control Register.) AGREEMENT 15.8 I/O Registers These registers control and monitor operation of the keyboard module: * Keyboard status and control register (KBSCR) Keyboard interrupt enable register (KBIER) NON-DISCLOSURE * 15.8.1 Keyboard Status and Control Register The keyboard status and control register: * * * * Flags keyboard interrupt requests Acknowledges keyboard interrupt requests Masks keyboard interrupt requests Controls keyboard interrupt triggering sensitivity General Release Specification 222 Keyboard Interrupt Module (KBI) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) Address: $000D Bit 7 Read: Write: Reset: 0 0 0 0 0 0 6 0 5 0 4 0 3 KEYF 2 0 ACKK 0 1 IMASKK 0 Bit 0 MODEK 0 = Unimplemented Figure 15-3. Keyboard Status and Control Register (KBSCR) Bits 7-4 -- Not used These read-only bits always read as logic 0s. KEYF -- Keyboard Flag Bit This read-only bit is set when a keyboard interrupt is pending. Reset clears the KEYF bit. 1 = Keyboard interrupt pending 0 = No keyboard interrupt pending ACKK -- Keyboard Acknowledge Bit Writing a logic 1 to this write-only bit clears the keyboard interrupt request. ACKK always reads as logic 0. Reset clears ACKK. IMASKK -- Keyboard Interrupt Mask Bit Writing a logic 1 to this read/write bit prevents the output of the keyboard interrupt mask from generating interrupt requests. Reset clears the IMASKK bit. 1 = Keyboard interrupt requests masked 0 = Keyboard interrupt requests not masked MODEK -- Keyboard Triggering Sensitivity Bit This read/write bit controls the triggering sensitivity of the keyboard interrupt pins. Reset clears MODEK. 1 = Keyboard interrupt requests on falling edges and low levels 0 = Keyboard interrupt requests on falling edges only MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Keyboard Interrupt Module (KBI) General Release Specification 223 NON-DISCLOSURE AGREEMENT REQUIRED Keyboard Interrupt Module (KBI) REQUIRED 15.8.2 Keyboard Interrupt Enable Register The keyboard interrupt enable register enables or disables each port D pin to operate as a keyboard interrupt pin. Address: $000E Bit 7 Read: Write: Reset: KBIE7 0 6 KBIE6 0 5 KBIE5 0 4 KBIE4 0 3 KBIE3 0 2 KBIE2 0 1 KBIE1 0 Bit 0 KBIE0 0 AGREEMENT Figure 15-4. Keyboard Interrupt Enable Register (KBIER) KBIE7-KBIE0 -- Keyboard Interrupt Enable Bits Each of these read/write bits enables the corresponding keyboard interrupt pin to latch interrupt requests. Reset clears the keyboard interrupt enable register. 1 = PDx pin enabled as keyboard interrupt pin 0 = PDx pin not enabled as keyboard interrupt pin NON-DISCLOSURE General Release Specification 224 Keyboard Interrupt Module (KBI) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 16. Break Module (BREAK) 16.1 Contents 16.2 16.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226 16.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .226 16.4.1 Flag Protection During Break Interrupts . . . . . . . . . . . . . . 228 16.4.2 CPU During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . 228 16.4.3 TIM During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . .228 16.4.4 COP During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . 228 16.5 Break Module Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 229 16.5.1 Break Status and Control Register . . . . . . . . . . . . . . . . . . 229 16.5.2 Break Address Registers. . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 230 16.2 Introduction This section describes the break module. The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Break Module (BREAK) General Release Specification 225 NON-DISCLOSURE AGREEMENT REQUIRED Break Module (BREAK) REQUIRED 16.3 Features Features of the break module include the following: * * * * Accessible I/O Registers during the Break Interrupt CPU-Generated Break Interrupts Software-Generated Break Interrupts COP Disabling during Break Interrupts AGREEMENT 16.4 Functional Description When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to $FFFC and $FFFD ($FEFC and $FEFD in monitor mode). These events can cause a break interrupt to occur: * A CPU-generated address (the address in the program counter) matches the contents of the break address registers. Software writes a logic 1 to the BRKA bit in the break status and control register. NON-DISCLOSURE * When a CPU-generated address matches the contents of the break address registers, the break interrupt begins after the CPU completes its current instruction. A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation. Figure 16-1 shows the structure of the break module. General Release Specification 226 Break Module (BREAK) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Break Module (BREAK) IAB[15:8] BREAK ADDRESS REGISTER HIGH 8-BIT COMPARATOR CONTROL 8-BIT COMPARATOR BREAK ADDRESS REGISTER LOW BKPT (TO SIM) IAB[15:0] Figure 16-1. Break Module Block Diagram Addr. Register Name Bit 7 6 14 0 5 13 0 4 12 0 3 11 0 2 10 0 1 9 0 Bit 0 Bit 8 0 $FE0C Read: Bit 15 Break Address Register High Write: (BRKH) Reset: 0 Read: Break Address Register Low Write: (BRKL) Reset: $FE0D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $FE0E Read: BRKE Break Status and Control Register Write: (BRKSCR) Reset: 0 BRKA 0 0 0 0 0 0 0 = Unimplemented Figure 16-2. Break I/O Register Summary MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Break Module (BREAK) General Release Specification 227 NON-DISCLOSURE Bit 7 6 5 4 3 2 1 Bit 0 AGREEMENT IAB[7:0] REQUIRED Break Module (BREAK) REQUIRED 16.4.1 Flag Protection During Break Interrupts The system integration module (SIM) controls whether or not module status bits can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 8.8.3 Break Flag Control Register and see the break interrupts subsection for each module.) 16.4.2 CPU During Break Interrupts AGREEMENT The CPU starts a break interrupt by: * * Loading the instruction register with the SWI instruction Loading the program counter with $FFFC:$FFFD ($FEFC:$FEFD in monitor mode) The break interrupt begins after completion of the CPU instruction in progress. If the break address register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately. 16.4.3 TIM During Break Interrupts NON-DISCLOSURE A break interrupt stops the timer counter. 16.4.4 COP During Break Interrupts The COP is disabled during a break interrupt when VTST is present on the RST pin. General Release Specification 228 Break Module (BREAK) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Break Module (BREAK) 16.5 Break Module Registers Three registers control and monitor operation of the break module: * * * Break status and control register (BRKSCR) Break address register high (BRKH) Break address register low (BRKL) 16.5.1 Break Status and Control Register The break status and control register contains break module enable and status bits. Address: $FE0E Bit 7 Read: Write: Reset: BRKE 0 6 BRKA 0 5 0 4 0 3 0 2 0 1 0 Bit 0 0 0 0 0 0 0 0 = Unimplemented BRKE -- Break Enable Bit This read/write bit enables breaks on break address register matches. Clear BRKE by writing a logic 0 to bit 7. Reset clears the BRKE bit. 1 = Breaks enabled on 16-bit address match 0 = Breaks disabled BRKA -- Break Active Bit This read/write status and control bit is set when a break address match occurs. Writing a logic 1 to BRKA generates a break interrupt. Clear BRKA by writing a logic 0 to it before exiting the break routine. Reset clears the BRKA bit. 1 = Break address match 0 = No break address match MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Break Module (BREAK) General Release Specification 229 NON-DISCLOSURE Figure 16-3. Break Status and Control Register (BRKSCR) AGREEMENT REQUIRED Break Module (BREAK) REQUIRED 16.5.2 Break Address Registers The break address registers contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers. BRKH Address: $FE0C Bit 7 Read: Write: Reset: Bit 15 0 6 14 0 5 13 0 4 12 0 3 11 0 2 10 0 1 9 0 Bit 0 Bit 8 0 AGREEMENT BRKL Address: $FE0D Bit 7 Read: Write: Reset: Bit 7 0 6 6 0 5 5 0 4 4 0 3 3 0 2 2 0 1 1 0 Bit 0 Bit 0 0 Figure 16-4. Break Address Registers (BRKH and BRKL) NON-DISCLOSURE 16.6 Low-Power Modes The WAIT and STOP instructions put the MCU in low-powerconsumption standby modes. 16.6.1 Wait Mode If enabled, the break module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if SBSW is set (see 8.7 Low-Power Modes). Clear the SBSW bit by writing logic 0 to it. 16.6.2 Stop Mode A break interrupt causes exit from stop mode and sets the SBSW bit in the break status register. See 8.8 SIM Registers. General Release Specification 230 Break Module (BREAK) MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 17. Electrical Specifications 17.1 Contents 17.2 17.3 17.4 17.5 17.6 17.7 17.8 17.9 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . 232 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . . 233 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233 DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 234 Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235 Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235 USB DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . 236 17.10 USB Low-Speed Source Electrical Characteristics . . . . . . . . 237 17.12 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . . 239 17.13 Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239 17.2 Introduction This section contains electrical and timing specifications. These values are design targets and have not yet been fully tested. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications General Release Specification 231 NON-DISCLOSURE 17.11 USB Signaling Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238 AGREEMENT REQUIRED Electrical Specifications REQUIRED 17.3 Absolute Maximum Ratings Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it. The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table. Keep VIn and VOut within the range VSS (VIn or VOut) S VDD. Connect unused inputs to the appropriate voltage level, either VSS or VDD. Characteristic(1) Supply Voltage Regulator Supply Voltage Input Voltage Programming Voltage Maximum Current Per Pin Excluding VDD and VSS Storage Temperature Maximum Current Out of VSS Maximum Current Into VDD Symbol VDD, VDDREG VDDREG VIN VPP I TSTG IMVSS IMVDD Value -0.3 to +6.0 -0.3 to +6.0 VSS -0.3 to VDD +0.3 VSS-0.3 to 14.0 25 -55 to +150 100 100 Unit V V V V mA C mA mA NON-DISCLOSURE AGREEMENT 1. Voltages referenced to VSS NOTE: This device is not guaranteed to operate properly at the maximum ratings. Refer to 17.6 DC Electrical Characteristics for guaranteed operating conditions. General Release Specification 232 Electrical Specifications MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications 17.4 Functional Operating Range Characteristic Operating Temperature Range Operating Voltage Range Operating Regulator Voltage Range - Bypass Not Enabled - Bypass Enabled Symbol TA VDD VDDREG Value 0 to 85 4.4 to 5.5 4.4 to 5.5 3.0 to 3.6 Unit C V V Characteristic Thermal Resistance Quad Flat Pack, 52 Pins I/O Pin Power Dissipation Power Dissipation(1) Constant(2) Average Junction Temperature Maximum Junction Temperature Symbol JA PI/O PD K TJ TJM Value 70 User Determined PD = (IDD x VDD) + PI/O = K/(TJ + 273 C) PD x (TA + 273 C) + PD2 x JA TA + (PD x JA) 100 Unit C/W W W W/C C C MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications General Release Specification 233 NON-DISCLOSURE 1. Power dissipation is a function of temperature. 2. K is a constant unique to the device. K can be determined for a known TA and measured PD. With this value of K, PD and TJ can be determined for any value of TA. AGREEMENT 17.5 Thermal Characteristics REQUIRED Electrical Specifications REQUIRED 17.6 DC Electrical Characteristics Characteristic(1) Output High Voltage (ILoad = -2.0 mA) All I/O Pins Output Low Voltage (ILoad = 1.6 mA) All I/O Pins Input High Voltage All Ports, IRQ1/VPP, RST, OSC1 Input Low Voltage All Ports, IRQ1/VPP, RST, OSC1 Output High Current (VOH = 2.1 V) Port C in LDD Mode Output Low Current (VOL = 2.3 V) Port C in LDD Mode VDD Supply Current, fop = 1.5 MHz Run, Low Speed USB(3) Run, USB Suspended(3) Wait, Low Speed USB(4) Wait, USB Suspended(4) Stop(5) 25 C 0 C to 85 C I/O Ports Hi-Z Leakage Current Input Current Capacitance Ports (as Input or Output) POR ReArm Voltage(6) POR Rise Time Ramp Rate (7) Symbol VOH VOL VIH VIL IOH IOL Min VDD -0.8 -- 0.7 x VDD VSS 2.5 7 -- -- -- -- -- -- Typ(2) -- -- -- -- 4.6 13.2 4.25 3.75 2.25 1.75 180 190 -- -- -- -- -- -- Max -- 0.4 VDD 0.3 x VDD 7 20 6.0 5.0 3.5 3.0 225 250 10 1 12 8 100 -- 13.5 Unit V V V V mA mA mA mA mA mA A A A A pF mV V/ms V k AGREEMENT IDD IIL IIN COut CIn VPOR RPOR VTST RPU -- -- -- -- 0 0.035 VDD + 2.5 20 NON-DISCLOSURE Monitor Mode Entry Voltage Pullup Resistor PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7, RST, IRQ1/VPP 35 50 1. VDD = VDDREG = 4.4 to 5.5 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted. 2. Typical values reflect average measurements at midpoint of voltage range, 25 C only. 3. Run (operating) IDD measured using external square wave clock source (fXCLK = 6 MHz). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run IDD. Measured with all modules enabled. 4. Wait IDD measured using external square wave clock source (fXCLK = 6 MHz); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. CL = 20 pF on OSC2; 15 k 5% termination resistors on D+ and D- pins; all ports configured as inputs; OSC2 capacitance linearly affects wait IDD 5. STOP IDD measured with USB in suspend mode; OSC1 grounded; REGOUT, D+, and D- not connected; no port pins sourcing current. 6. Maximum is highest voltage that POR is guaranteed. 7. If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until minimum VDD is reached. General Release Specification 234 Electrical Specifications MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications 17.7 Control Timing Characteristic(1) Internal Operating Frequency(2) RST Input Pulse Width Low(3) Symbol fOP tIRL Min -- 50 Max 1.5 -- Unit MHz ns 1. VDD = VDDREG = 4.4 to 5.5 Vdc; VSS = 0 Vdc; timing shown with respect to 20% VDD and 70% VDD, unless otherwise noted. 2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information. 3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset. 17.8 Oscillator Characteristics Characteristic Crystal Frequency (1) Symbol fXCLK fXCLK CL C1 C2 RB RS Min 1 dc Typ -- -- Max 8 32 Unit MHz MHz External Clock Reference Frequency(1), (2) Crystal Load Capacitance(3) Crystal Fixed Capacitance(3) Crystal Tuning Capacitance(3) -- -- -- -- -- -- 2 x CL 2 x CL 10 M -- -- -- -- -- -- Feedback Bias Resistor Series Resistor(3), (4) 1. The USB module is designed to function at fXCLK = 6 MHz. The values given here are oscillator specifications. 2. No more than 10% duty cycle deviation from 50% 3. Consult crystal vendor data sheet 4. Not required for high-frequency crystals MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications General Release Specification 235 NON-DISCLOSURE AGREEMENT REQUIRED Electrical Specifications REQUIRED 17.9 USB DC Electrical Characteristics Characteristic(1) Hi-Z State Data LIne Leakage Differential Input Sensitivity Differential Common Mode Range Single Ended Receiver Threshold Symbol ILO VDI VCM VSE VOL VOH VREGOUT CREGBYPASS Conditions 0 V Typ Max +10 Unit A V 2.5 2.0 0.3 V V V V V F F AGREEMENT Static Output Low Static Output High Regulator Supply Voltage(2), (3) Regulator Bypass Capacitor Regulator Bulk Capacitor RL of 1.5 k to 3.6 V RL of 15 k to GND IL = 4 mA 2.8 3.0 3.3 0.1 1.0 3.6 3.6 CREGBULK 1. VDD = 4.4 -5.5 V, VSS = 0 Vdc, TA = 0 C to +85 C, unless otherwise noted 2. Transceiver pullup resistor of 1.5 k 5% between REGOUT and D- and 15 k 5% to ground termination resistors on D+ and D-. 3. No external current draw besides the USB-required external resistors should be connected to the REGOUT pin. NON-DISCLOSURE General Release Specification 236 Electrical Specifications MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications 17.10 USB Low-Speed Source Electrical Characteristics Characteristic(1) Internal Operating Frequency Transition Time(2) Rise Time Fall Time Rise/Fall Time Matching Output Signal Crossover Voltage Low Speed Data Rate Source Differential Driver Jitter To Next Transition For Paired Transitions Receiver Data Jitter Tolerance To Next Transition For Paired Transitions Source EOP Width Differential to EOP Transition Skew Receiver EOP Width Must Reject as EOP Must Accept Symbol fOP tR tF tRFM VCRS tDRATE 1.5 Mbs 1.5% CL = 350 pF Measured at crossover point CL = 350 pF Measured at crossover point Measured at crossover point Measured at crossover point Measured at crossover point Conditions -- CL = 50 pF CL = 350 pF CL = 50 pF CL = 350 pF tR/tF Min -- 75 75 80 1.3 1.4775 676.8 -25 -10 -75 -45 1.25 -40 Typ 1.5 -- 300 -- 300 -- -- 1.500 666.0 -- -- -- -- -- -- 120 2.0 1.5225 656.8 25 10 75 45 1.50 100 % V Mbs ns ns ns Max -- Unit MHz tUDJ1 tUDJ2 tDJR1 tDJR2 tEOPT tDEOP ns s ns tEOPR1 tEOPR2 330 675 -- -- -- -- ns 1. All voltages are measured from local ground, unless otherwise specified. All timings use a capacitive load of 50 pF, unless otherwise specified. Low-speed timings have a 1.5-k pullup to 2.8 V on the D- data line. 2. Transition times are measured from 10% to 90% of the data signal. The rising and falling edges should be smoothly transitioning (monotonic). Capacitive loading includes 50 pF of tester capacitance. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications General Release Specification 237 NON-DISCLOSURE AGREEMENT REQUIRED Electrical Specifications REQUIRED 17.11 USB Signaling Levels Signaling Levels Bus State From Originating Driver Differential 1 Differential 0 Data J State Low Speed Full Speed Data K State Low Speed Full Speed Idle State Low Speed Full Speed Resume State Low Speed Full Speed Start of Packet (SOP) End of Packet (EOP) (D+) - (D-) > 200 mV and D+ or D- > VSE (min) (D+) - (D-) < -200 mV and D+ or D- > VSE (min) Differential 0 Differential 1 Differential 1 Differential 0 Differential 0 and D- > VSE (max) and D+ < VSE (min) Differential 1 and D+ > VSE (max) and D- < VSE (min) Differential 1 and D+ > VSE (max) and D- < VSE (min) Differential 0 and D- > VSE (max and D+ < VSE (min) Data lines switch from Idle to K State D+ and D- < VSE (min) for 2 Bit Times(1) Followed by an Idle for 1 Bit Time At Receiver AGREEMENT D+ and D- < VSE (min) for S 1 Bit Time(2) Followed by a J State D+ and D- < VSE (max) for S 2.5 s D+ or D- > VSE (max) for S 2.5 s NON-DISCLOSURE Disconnect Upstream Only Connect Upstream Only Reset Downstream Only D+ and D- < VSE for S10 ms D+ and D- < VSE (min) for S 2.5 s; Must be Recognized within 5.5 s)(3) 1. The width of EOP is defined in bit times relative to the speed of transmission. 2. The width of EOP is defined in bit times relative to the device type receiving the EOP. 3. These times apply to an active device that is not in the suspend state. General Release Specification 238 Electrical Specifications MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications 17.12 TImer Interface Module Characteristics Characteristic Input Capture Pulse Width Input Clock Pulse Width Symbol tTIH, tTIL tTCH, tTCL Min 125 (1/fOP) + 5 Max -- -- Unit ns ns 17.13 Memory Characteristics Characteristic EPROM Programming Voltage EPROM Data Retention EPROM Programming Time RAM Data Retention Voltage Symbol VPP tDRET tEPGM VRM Min 12.5 -- 0.1 1.3 -- Typ 13.0 10.0 Max 13.5 -- 1 -- Unit V Years ms/Byte V MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Electrical Specifications General Release Specification 239 NON-DISCLOSURE AGREEMENT REQUIRED Electrical Specifications REQUIRED NON-DISCLOSURE General Release Specification 240 Electrical Specifications AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 18. Mechanical Specifications 18.1 Contents 18.2 18.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241 Quad Flat Pack (Case 848B-04). . . . . . . . . . . . . . . . . . . . . . . 242 18.2 Introduction The MC68HC708KL8 is available in a 52-lead plastic quad flat pack (QFP) package. This section gives the dimensions for this package. MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Mechanical Specifications General Release Specification 241 NON-DISCLOSURE AGREEMENT REQUIRED Mechanical Specifications REQUIRED 18.3 Quad Flat Pack (Case 848B-04) L B B 39 40 27 S S 26 D D -A-, -B-, -D- DETAIL A DETAIL A -A- -B- S H A-B 0.05 (0.002) A-B B AGREEMENT M 0.20 (0.008) 0.20 (0.008) M L V C A-B S F J N 52 1 13 14 BASE METAL -D- 0.20 (0.008) M D 0.02 (0.008) M B H A-B V C A-B S D S S D S 0.05 (0.002) A-B 0.20 (0.008) M SECTION B-B NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-. 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-. 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-. 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MILLIMETERS MIN MAX 9.90 10.10 9.90 10.10 2.10 2.45 0.22 0.38 2.00 2.10 0.22 0.33 0.65 BSC --- 0.25 0.13 0.23 0.65 0.95 7.80 REF 5_ 10_ 0.13 0.17 0_ 7_ 0.13 0.30 12.95 13.45 0.13 --- 0_ --- 12.95 13.45 0.35 0.45 1.6 REF INCHES MIN MAX 0.390 0.398 0.390 0.398 0.083 0.096 0.009 0.015 0.079 0.083 0.009 0.013 0.026 BSC --- 0.010 0.005 0.009 0.026 0.037 0.307 REF 5_ 10_ 0.005 0.007 0_ 7_ 0.005 0.012 0.510 0.530 0.005 --- 0_ --- 0.510 0.530 0.014 0.018 0.063 REF C A-B S D S C E M_ DETAIL C NON-DISCLOSURE -H- DATUM PLANE 0.10 (0.004) H G M_ -C- SEATING PLANE U_ R Q_ T W X DETAIL C K DIM A B C D E F G H J K L M N Q R S T U V W X General Release Specification 242 Mechanical Specifications MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor General Release Specification -- MC68HC708KL8 Section 19. Ordering Information 19.1 Contents 19.2 19.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243 19.2 Introduction This section contains ordering information. 19.3 MC Order Numbers Table 19-1. MC Order Numbers MC Order Number MC68HC708KL8FB(1) 1. FB = Quad Flat Pack 0 C to + 85 C MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor Ordering Information General Release Specification 243 NON-DISCLOSURE Operating Temperature Range AGREEMENT REQUIRED Ordering Information REQUIRED NON-DISCLOSURE General Release Specification 244 Ordering Information AGREEMENT MC68HC708KL8 -- Rev. 2.1 Freescale Semiconductor How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Rev. 2.1 HC708KL8GRS/D July 28, 2005 RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp. Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. FreescaleTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The ARM POWERED logo is a registered trademark of ARM Limited. ARM7TDMI-S is a trademark of ARM Limited. Java and all other Java-based marks are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. The Bluetooth trademarks are owned by their proprietor and used by Freescale Semiconductor, Inc. under license. (c) Freescale Semiconductor, Inc. 2005. All rights reserved. |
Price & Availability of MC68HC708KL8FB
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |